论文信息 - A CAD tool for architecture level exploration and automatic generation of RNS converters

A CAD tool for architecture level exploration and automatic generation of RNS converters

The analysis and implementation of a CAD tool that can generate the structural description of converters for the Residue Arithmetic System (RNS), assisting the engineer in the architecture level exploration, is presented. The above description is based on a previous proposed architecture, which has been reported as an efficient known to date in terms of area and delay. The outputs of the tool are: (i) abstract but precise hardware characteristics of the converter being designed in order to have a fast estimation of its efficiency and (ii) a synthesizable structural VHDL description for this converter, which can be the input to a VLSI design environment (e.g. Cadence, Synopsis) in order to take the actual silicon implementation. The proposed tool was implemented in C++ language and is available for PC and HP platforms.

Dimitrios Soudris | Minas Dasygenis | Adonios Thanailakis | S. K. Vasilopoulou

[1] F. J. Taylor,et al. Residue Arithmetic A Tutorial with Examples , 1984, Computer.

[2] S. Piestrak. A high-speed realization of a residue to binary number system converter , 1995 .

[3] Vassilis Paliouras,et al. Multifunction architectures for RNS processors , 1999 .

[4] Thanos Stouraitis. Efficient convertors for residue and quadratic-residue number systems , 1992 .

[5] Stanislaw J. Piestrak. Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders , 1994, IEEE Trans. Computers.

[6] Bede Liu,et al. A new hardware realization of digital filters , 1974 .

[7] John V. McCanny,et al. Implementation of signal processing functions using 1-bit systolic arrays , 1982 .

[8] Stefan Fischer,et al. Tool support for hardware/software co-design of communication protocols , 2000, Comput. Commun..

[9] Vassilis Paliouras,et al. A VLSI design methodology for RNS full adder-based inner product architectures , 1997 .

[10] Imtiaz Ahmad,et al. Hardware/software codesign in the Estelle and VHDL environments , 1995 .

[11] B. Vinnakota,et al. Fast conversion techniques for binary-residue number systems , 1994 .