Towards reliability-aware circuit design in nanoscale FinFET technology: — New-generation aging model and circuit reliability simulator

In this paper, an industry-level new-generation EDA solution for reliability-aware design in nanoscale FinFET technology is presented for the first time, with new compact transistor aging models and upgraded circuit reliability simulator. Our work solves various issues found in FinFET silicon data of NBTI aging. Especially, instead of ignoring or less accurate NBTI recovery effect model in traditional simulators, accurate NBTI degradation and recovery models are proposed and validated by silicon data for full stress/recovery range in the FinFET technology. The history effect, one of the important features of NBTI which is missing in the existing industrial tools, is included based on new simulation methodology. Since FinFET reliability data suggests the conventional linear extrapolation method is no longer valid, an accurate fast-speed long-term prediction method is proposed based on smart iteration flows of equivalence. The frequency dependence of NBTI, which draws much attention, is included in the new simulator automatically. This work has been integrated into Cadence reliability simulator, providing designers an opportunity for accurate reliability-aware circuit design.

[1]  Yu Cao,et al.  Compact Modeling of Statistical BTI Under Trapping/Detrapping , 2013, IEEE Transactions on Electron Devices.

[2]  Yu Cao,et al.  Physics matters: Statistical aging prediction under trapping/detrapping , 2012, DAC Design Automation Conference 2012.

[3]  Ru Huang,et al.  Accelerated Aging in Analog and Digital Circuits With Feedback , 2015, IEEE Transactions on Device and Materials Reliability.

[4]  M. Wang,et al.  Detailed study of fast transient relaxation of Vt instability in HKMG nFETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[5]  S. De Gendt,et al.  A test-proven As-grown-Generation (A-G) model for predicting NBTI under use-bias , 2015, 2015 Symposium on VLSI Technology (VLSI Technology).

[6]  Donggun Park,et al.  Negative Bias Temperature Instability(NBT1) of Bulk FinFETs , 2005 .

[7]  Xiaofei Wang,et al.  A revolving reference odometer circuit for BTI-induced frequency fluctuation measurements under fast DVFS transients , 2014, 2015 IEEE International Reliability Physics Symposium.

[8]  Yu Cao,et al.  BTI-induced aging under random stress waveforms: Modeling, simulation and silicon validation , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  B. Kaczer,et al.  Statistical Model for MOSFET Bias Temperature Instability Component Due to Charge Trapping , 2011, IEEE Transactions on Electron Devices.

[10]  Ricardo Reis,et al.  Circuit Design for Reliability , 2014 .

[11]  Francky Catthoor,et al.  Bias Temperature Instability analysis of FinFET based SRAM cells , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[12]  R. Ranjan,et al.  Prediction of NBTI degradation for circuit under AC operation , 2010, 2010 IEEE International Reliability Physics Symposium.

[13]  Sorin Cotofana,et al.  Statistical reliability analysis of NBTI impact on FinFET SRAMs and mitigation technique using independent-gate devices , 2012, 2012 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[14]  Francisco V. Fernández,et al.  Reliability simulation for analog ICs: Goals, solutions, and challenges , 2016, Integr..

[15]  Ru Huang,et al.  Reliability variability simulation methodology for IC design: An EDA perspective , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[16]  T. Ragheb,et al.  An extensive and improved circuit simulation methodology for NBTI recovery , 2010, 2010 IEEE International Reliability Physics Symposium.

[17]  D. Badami,et al.  A robust reliability methodology for accurately predicting Bias Temperature Instability induced circuit performance degradation in HKMG CMOS , 2011, 2011 International Reliability Physics Symposium.

[18]  Kaushik Roy,et al.  Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era , 2010, Proceedings of the IEEE.

[19]  Ru Huang,et al.  A unified approach for trap-aware device/circuit co-design in nanoscale CMOS technology , 2013, 2013 IEEE International Electron Devices Meeting.

[20]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  M. Nelhiebel,et al.  The Paradigm Shift in Understanding the Bias Temperature Instability: From Reaction–Diffusion to Switching Oxide Traps , 2011, IEEE Transactions on Electron Devices.

[22]  Sangwoo Pae,et al.  Frequency and recovery effects in high-κ BTI degradation , 2009, 2009 IEEE International Reliability Physics Symposium.

[23]  H. Mertens,et al.  BTI reliability of advanced gate stacks for Beyond-Silicon devices: Challenges and opportunities , 2014, 2014 IEEE International Electron Devices Meeting.

[24]  X. Federspiel,et al.  Technology scaling and reliability: Challenges and opportunities , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).

[25]  S. Mukhopadhyay,et al.  A comprehensive AC / DC NBTI model: Stress, recovery, frequency, duty cycle and process dependence , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[26]  James H. Stathis,et al.  Reliability challenges for the 10nm node and beyond , 2014, 2014 IEEE International Electron Devices Meeting.