Low power/minimum transistor building blocks for the implementation of back-propagation algorithms
暂无分享,去创建一个
[1] Tor Sverre Lande,et al. An analog feed-forward neural network with on-chip learning , 1996 .
[2] Howard C. Card,et al. Tolerance to analog hardware of on-chip learning in backpropagation networks , 1995, IEEE Trans. Neural Networks.
[3] Howard C. Card,et al. The impact of VLSI fabrication on neural learning , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.
[4] Bing J. Sheu,et al. A Gaussian synapse circuit for analog VLSI neural networks , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[5] Christofer Toumazou,et al. Analogue IC design : the current-mode approach , 1993 .
[6] Ronald Gary Benson,et al. Analog VLSI supervised learning system , 1994 .
[7] Simon Haykin,et al. Neural Networks: A Comprehensive Foundation , 1998 .
[8] Andreas G. Andreou,et al. Analog CMOS integration and experimentation with an autoadaptive independent component analyzer , 1995 .
[9] Peter R. Kinget,et al. A programmable analog cellular neural network CMOS chip for high speed image processing , 1995, IEEE J. Solid State Circuits.
[10] J.M. Zurada,et al. Analog implementation of neural networks , 1992, IEEE Circuits and Devices Magazine.
[11] John J. Paulos,et al. A neural network learning algorithm tailored for VLSI implementation , 1994, IEEE Trans. Neural Networks.
[12] Hwa-Joon Oh,et al. Analog CMOS implementation of neural network for adaptive signal processing , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[13] B. Gilbert. Translinear circuits: a proposed classification , 1975 .