A Hi-CMOSII 8Kx8 bit static RAM

A Hi-CMOSII static RAM with 8K word by 8 bit organization has been developed. The RAM is fabricated using double polysilicon technology and p- and n-channel transistors having a typical gate polysilicon length of 2 /spl mu/m. The device was realized using low-power high-speed-oriented circuit design and a new redundancy circuit that utilizes laser diffusion programmable devices. The new RAM has an address access time of 65 ns, operating power dissipation of 200 mW, and standby dissipation of 10 /spl mu/W.

[1]  T. Masuhara,et al.  Advanced Hi-CMOS device technology , 1981, 1981 International Electron Devices Meeting.

[2]  Shojiro Asai,et al.  A soft error rate model for MOS dynamic RAM's , 1982 .

[3]  T. Masuhara,et al.  A high-speed Hi-CMOSII 4K static RAM , 1981, IEEE Journal of Solid-State Circuits.

[4]  R. Cenker,et al.  A fault-tolerant 64K dynamic RAM , 1979, 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  T. Masuhara,et al.  HI-CMOSII 4K static RAM , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  Toshiaki Masuhara,et al.  High Packing Density, High Speed CMOS(Hi-CMOS) Device Technology , 1978 .

[7]  P. Sharp,et al.  Redundancy techniques for fast static RAMs , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  M. Kubo,et al.  A high-speed, low-power Hi-CMOS 4K static RAM , 1978, 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  T. Masuhara,et al.  2K × 8 bit Hi-CMOS static RAM's , 1980, IEEE Transactions on Electron Devices.