论文信息 - Memory circuits for multiple valued logic voltage signals

Memory circuits for multiple valued logic voltage signals

Voltage-mode CMOS multiple valued logic memory circuits have been realized in a standard 2-micron p-well polysilicon-gate CMOS technology. These circuits requantize multiple-valued logical voltages during a SETUP clock mode and latch the input value during the HOLD clock mode. Using a 5 volt supply and logical voltage increments of 1.67 volts, two similar quaternary memory circuits have worst-case total SETUP and HOLD times of about 5.7 ns and 7 ns; and best single-level transition total SETUP and HOLD times of about 0.9 ns and 1 ns.

K. Wayne Current

[1] K. W. Current,et al. CMOS current comparator circuit , 1983 .

[2] K. Wayne Current,et al. A simple high-gain CMOS voltage comparator circuit† , 1984 .

[3] K. W. Current,et al. A Quaternary Logic Encoder-Decoder Circuit Design Using CMOS, , 1983 .

[4] Zvonko G. Vranesic,et al. Application of Multithreshold Elements in the Realization of Many-Valued Logic Networks , 1974, IEEE Transactions on Computers.

[5] Stanley L. Hurst,et al. Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.