Double gate underlap FinFET device optimization and application in SRAM design at 15 nm
暂无分享,去创建一个
[1] Tohru Mogami,et al. A dual-metal gate CMOS technology using nitrogen-concentration-controlled TiNx film , 2001 .
[2] Jong-Ho Lee,et al. Effects of S/D non-overlap and high-/spl kappa/ dielectrics on nano CMOS design , 2001, 2001 International Semiconductor Device Research Symposium. Symposium Proceedings (Cat. No.01EX497).
[3] C. Hu,et al. FinFET-a self-aligned double-gate MOSFET scalable to 20 nm , 2000 .
[4] W. Dehaene,et al. Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies , 2006, IEEE Journal of Solid-State Circuits.
[5] Jean-Pierre Colinge,et al. Multi-gate SOI MOSFETs , 2007 .
[6] Tsu-Jae King,et al. Molybdenum gate technology for ultrathin-body MOSFETs and FinFETs , 2004, IEEE Transactions on Electron Devices.
[7] Chenming Hu,et al. Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[8] Zheng Guo,et al. FinFET-based SRAM design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[9] V. Trivedi,et al. Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.
[10] Qiang Chen,et al. Fringe-induced barrier lowering (FIBL) included threshold voltage model for double-gate MOSFETs , 2005 .
[11] H.-S. Philip Wong. Beyond the conventional transistor , 2002, IBM J. Res. Dev..