Circular Gate Tunnel FET: Optimization and Noise Analysis

Abstract This paper proposes a Silicon Tunnel Field Effect Transistor (TFET) with circular gate, and optimizes the structure for better performance. Two steps of performance optimization are adopted: reduction in ambipolar current and increase in on-off current ratio. The former objective is accomplished through introduction of gate-drain underlap, and the latter through gate-source overlap. The components of gate capacitance are analyzed and reported for the optimized structure. Furthermore, the behavior of the optimized device is observed in presence of noise sources and interface traps at two frequencies: 1MHz and 10GHz. Three noise sources, namely, Flicker Noise, Diffusion Noise and Generation-Recombination Noise are considered along with Gaussian traps of maximum concentration 10 14 eV -1 cm -2 .

[1]  S. Baishya,et al.  Electrical noise in Circular Gate Tunnel FET in presence of interface traps , 2015 .

[2]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[3]  Antonio Gnudi,et al.  Dual-Metal-Gate InAs Tunnel FET With Enhanced Turn-On Steepness and High On-Current , 2014, IEEE Transactions on Electron Devices.

[4]  Michael Graef,et al.  A 2D closed form model for the electrostatics in hetero-junction double-gate tunnel-FETs for calculation of band-to-band tunneling current , 2014, Microelectron. J..

[5]  Mamidala Saketh Ram,et al.  Dopingless PNPN tunnel FET with improved performance: Design and analysis , 2015 .

[6]  Hiroshi Iwai,et al.  Analytical model of drain current of cylindrical surrounding gate p-n-i-n TFET , 2015 .

[7]  Optimisation and length scaling of raised drain buried oxide SOI tunnel FET , 2013 .

[8]  B. Bhowmick,et al.  A hetero-dielectric stack gate SOI-TFET with back gate and its application as a digital inverter , 2016 .

[9]  F. Hooge.  1/f noise sources , 1994 .

[10]  J.C.S. Woo,et al.  The Tunnel Source (PNPN) n-MOSFET: A Novel High Performance Transistor , 2008, IEEE Transactions on Electron Devices.

[11]  Seyed Saleh Ghoreishi,et al.  Graphene nanoribbon tunnel field effect transistor with lightly doped drain: Numerical simulations , 2014 .

[12]  M. Lundstrom,et al.  Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs , 2008, IEEE Transactions on Electron Devices.

[13]  Narayanan Vijaykrishnan,et al.  Tunnel FET technology: A reliability perspective , 2014, Microelectron. Reliab..

[14]  Brinda Bhowmick,et al.  Effect of scaling on noise in Circular Gate TFET and its application as a digital inverter , 2016, Microelectron. J..

[15]  S. Vishvakarma,et al.  Effect of Drain Doping Profile on Double-Gate Tunnel Field-Effect Transistor and its Influence on Device RF Performance , 2014, IEEE Transactions on Nanotechnology.

[16]  S. Baishya,et al.  Heterojunction fully depleted SOI-TFET with oxide/source overlap , 2015 .

[17]  P. Tiwari,et al.  A rigorous simulation based study of gate misalignment effects in gate engineered double-gate (DG) MOSFETs , 2013 .

[18]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[19]  S. Datta,et al.  Effective Capacitance and Drive Current for Tunnel FET (TFET) CV/I Estimation , 2009, IEEE Transactions on Electron Devices.

[20]  Hraziia,et al.  An analysis on the ambipolar current in Si double-gate tunnel FETs , 2012 .