On-chip comparison based secure output response compactor for scan-based attack resistance

Confidential Information transactions need cryptographic algorithms to give access to data only for authenticated individuals. In the era of smart phones and internet of things, most of the data exchange occurs between small and smart electronic gadgets. Cryptographic algorithms are necessary in smart gadgets to secure the sensitive data. Hardware implementations of cryptographic protocols on ASIC/FPGA devices are subject to various attacks from adversaries. In literature, we can find various attacks based on scan chain. The scan chains or Design for Testability (DFT) is included in the design to improve testability can become potential backdoors to conduct attacks. And also we can find several countermeasures to protect leaking of sensitive information in scan chains can be found in literature. One such technique is based on-chip comparison scheme. In this paper, we propose novel architecture for on-chip comparison circuit, which enhances the security and also reduces the test time of the circuit. The experimental result confirms the test time reduction.

[1]  Chien-Mo James Li,et al.  A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Franc Novak,et al.  Security Extension for IEEE Std 1149.1 , 2006, J. Electron. Test..

[3]  Yu Huang,et al.  Effects of Embedded Decompression and Compaction Architectures on Side-Channel Attack Resistance , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[4]  Ingrid Verbauwhede,et al.  Security Analysis of Industrial Test Compression Schemes , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Pierre Dusart,et al.  Differential Fault Analysis on A.E.S , 2003, ACNS.

[6]  Bruno Rouzeyre,et al.  Secure scan techniques: a comparison , 2006, 12th IEEE International On-Line Testing Symposium (IOLTS'06).

[7]  Giorgio Di Natale,et al.  Thwarting Scan-Based Attacks on Secure-ICs With On-Chip Comparison , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Ahmad-Reza Sadeghi,et al.  PUF-based secure test wrapper design for cryptographic SoC testing , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[9]  Giorgio Di Natale,et al.  A smart test controller for scan chains in secure circuits , 2013, 2013 IEEE 19th International On-Line Testing Symposium (IOLTS).

[10]  Michael Gössel,et al.  On-chip evaluation, compensation and storage of scan diagnosis data , 2007, IET Comput. Digit. Tech..

[11]  Stanley L. Hurst.  VLSI Testing: Digital and mixed analogue/digital techniques , 1998 .

[12]  Giorgio Di Natale,et al.  Self-Test Techniques for Crypto-Devices , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[14]  Nozomu Togawa,et al.  Scan-based attack against elliptic curve cryptosystems , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[15]  Ramesh Karri,et al.  Secure Scan: A Design-for-Test Architecture for Crypto Chips , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Swarup Bhunia,et al.  VIm-Scan: A Low Overhead Scan Design Approach for Protection of Secret Key in Scan-Based Secure Chips , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[17]  Debdeep Mukhopadhyay,et al.  Secured Flipped Scan-Chain Model for Crypto-Architecture , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  S. J. Harrold.  Book Review: VLSI Testing — digital and mixed analogue/digital techniques , 1998 .

[19]  Yuejian Wu,et al.  Testing ASICs with multiple identical cores , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  Hideo Fujiwara,et al.  Secure and testable scan design using extended de Bruijn graphs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[21]  Giorgio Di Natale,et al.  New security threats against chips containing scan chain structures , 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust.

[22]  Ramesh Karri,et al.  Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard , 2004, 2004 International Conferce on Test.

[23]  Yu Liu,et al.  Scan-based attacks on linear feedback shift register based stream ciphers , 2011, TODE.

[24]  Giorgio Di Natale,et al.  Test Versus Security: Past and Present , 2014, IEEE Transactions on Emerging Topics in Computing.

[25]  Stefan Mangard,et al.  Power analysis attacks - revealing the secrets of smart cards , 2007 .

[26]  Mark Mohammad Tehranipoor,et al.  A low-cost solution for protecting IPs against scan-based side-channel attacks , 2006, 24th IEEE VLSI Test Symposium.

[27]  Christof Paar,et al.  Information Leakage of Flip-Flops in DPA-Resistant Logic Styles , 2008, IACR Cryptol. ePrint Arch..