Low power parallel multiplier with column bypassing
暂无分享,去创建一个
[1] Mohamed I. Elmasry,et al. Circuit techniques for CMOS low-power high-performance multipliers , 1996 .
[2] A. Wu. High performance adder cell for low power pipelined multiplier , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.
[3] Poras T. Balsara,et al. High performance low power array multiplier using temporal tiling , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[4] Farid N. Najm,et al. Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.
[5] C. Lerouge,et al. A fast 16 bit NMOS parallel multiplier , 1984, IEEE Journal of Solid-State Circuits.
[6] Suhwan Kim,et al. Low power parallel multiplier design for DSP applications through coefficient optimization , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).
[7] Koji Inoue,et al. Multiplier energy reduction through bypassing of partial products , 2002, Asia-Pacific Conference on Circuits and Systems.
[8] Bruce A. Wooley,et al. A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.
[9] Magdy Bayoumi,et al. A novel architecture for low-power design of parallel multipliers , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.