A novel multiple-input multiple-valued semi-floating-gate latch

In this paper we present a semi-floating-gate (SFG) multiple-valued (MV) latch. The latch is constructed for handling signals that can be binary or multiple-valued, with only SFG multiple-valued inverters. Simulation results are provided.

[1]  Kenneth C. Smith,et al.  A multiple valued logic: a tutorial and appreciation , 1988, Computer.

[2]  Yngvar Berg,et al.  Ultra-low-voltage floating-gate transconductance amplifiers , 2001 .

[3]  Christer Svensson,et al.  High-speed CMOS circuit technique , 1989 .

[4]  Tadashi Shibata,et al.  Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[5]  Tadashi Shibata,et al.  A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .

[6]  Rafail Lashevsky,et al.  Neuron MOSFET as a way to design a threshold gates with the threshold and input weights alterable in real time , 1998, IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242).

[7]  Snorre Aunet,et al.  Novel recharge semi-floating-gate CMOS logic for multiple-valued systems , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  Daniel Etiemble.  On the performance of multivalued integrated circuits: past, present and future , 1992, [1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic.