Neurocomputing for Minimizing Energy Consumption of Real-Time Operating System in the System-on-a-Chip

The RTOS (Real-Time Operating System) is a critical component in the SoC (System-on-a-Chip), which consumes the dominant part of total system energy. A RTOS system-level power optimization approach based on hardwaresoftware partitioning (RTOS-Power partitioning) can significantly minimize the energy consumption of a SoC. This paper presents a new model for RTOSPower partitioning, which helps in understanding the essence of the RTOSPower partitioning techniques. A discrete Hopfield neural network approach for implementing the RTOS-Power partitioning is proposed, where a novel energy function, operating equation and coefficients of the neural network are redefined. Simulations are carried out with comparison to other optimization techniques. Experimental results demonstrate that the proposed method can achieve higher energy savings up to 60% at relatively low costs.

[1]  Norbert Wehn,et al.  Embedded Software for SoC , 2003, Springer US.

[2]  Niraj K. Jha,et al.  Energy macromodeling of embedded operating systems , 2005, TECS.

[3]  Aloysius K. Mok,et al.  Timed RTOS modeling for embedded system design , 2005, 11th IEEE Real Time and Embedded Technology and Applications Symposium.

[4]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[5]  Lizy Kurian John,et al.  Run-time modeling and estimation of operating system power consumption , 2003, SIGMETRICS '03.

[6]  Petru Eles,et al.  System Level Hardware/Software Partitioning Based on Simulated Annealing and Tabu Search , 1997, Des. Autom. Embed. Syst..

[7]  P. Arato,et al.  Hardware-software partitioning in embedded system design , 2003, IEEE International Symposium on Intelligent Signal Processing, 2003.

[8]  Debanjan Saha,et al.  Hardware software partitioning using genetic algorithm , 1997, Proceedings Tenth International Conference on VLSI Design.

[9]  Paulo Maciel,et al.  A Petri net based approach for hardware/software partitioning , 2001, Symposium on Integrated Circuits and Systems Design.

[10]  Robert P. Dick,et al.  MULTIOBJECTIVE SYNTHESIS OF LOW-POWER REAL-TIME DISTRIBUTED EMBEDDED SYSTEMS , 2002 .

[11]  Nobuo Funabiki,et al.  A BINARY NEURAL NETWORK ALGORITHM FOR THE GRAPH PARTITIONING PROBLEM , 1999 .

[12]  Jörg Henkel A low power hardware/software partitioning approach for core-based embedded systems , 1999, DAC '99.

[13]  Zhi-Hui Xiong Hardware/Software Partitioning Based on Dynamic Combination of Genetic Algorithm and Ant Algorithm , 2005 .

[14]  Frank Vahid,et al.  Dynamic hardware/software partitioning: a first approach , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[15]  Dianhui Wang,et al.  Hardware-software partitioning of real-time operating systems using Hopfield neural networks , 2006, Neurocomputing.