An array based system for real time buffer management
暂无分享,去创建一个
[1] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .
[2] Dionysios I. Reisis,et al. Parallel Computations on Reconfigurable Meshes , 1993, IEEE Trans. Computers.
[3] Quentin F. Stout,et al. Meshes with multiple buses , 1986, 27th Annual Symposium on Foundations of Computer Science (sfcs 1986).
[4] D. I. Reisis. Parallel computations on meshes with static and reconfiguarble buses , 1990 .
[5] Wen-Tsuen Chen,et al. A Priority-Based Buffer Management Architecture for an ATM Multiplexer , 1992 .
[6] Kenneth E. Batcher,et al. Design of a Massively Parallel Processor , 1980, IEEE Transactions on Computers.
[7] Jean-Yves Le Boudec,et al. The Asynchronous Transfer Mode: A Tutorial , 1992, Comput. Networks ISDN Syst..
[8] J.-P. Coudreuse,et al. Spacing cells protects and enhances utilization of ATM network links , 1992, IEEE Network.
[9] Faith Ellen,et al. Relations between concurrent-write models of parallel computation , 1984, PODC '84.
[10] H. Jonathan Chao,et al. An ATM queue manager handling multiple delay and loss priorities , 1995, TNET.