Sensing margin trend with technology scaling in MRAM

Magnetoresistive random access memory (MRAM) is a leading candidate for future memory applications because it may provide compelling advantages by combining desirable attributes of SRAM, DRAM, and Flash. Process technology has recently scaled down to the nano-meter regime, which accordingly has resulted in lowering supply voltage, increasing short channel effect, and rapidly increasing process variation. MRAM is also affected by technology scaling, which significantly reduces the sensing margin. In this paper, several circuit design parameters, such as supply voltage, transistor size, and transistor gate voltage in the sensing circuit, are evaluated to discover the root causes of reduced sensing margin with technology scaling. The lowered supply voltage and lowered output resistance of the transistor, which occurs with technology scaling, are verified as the root causes of reduced sensing margin. It is also shown that increased process variation due to technology scaling aggravates the problem. A high supply voltage with power gating combined with optimized transistor size and gate voltage, and a power gating scheme using an IO device with an IO voltage are suggested as effective design solutions for reliably increasing the sensing margin in the presence of process variation. Copyright © 2010 John Wiley & Sons, Ltd.

[1]  Hiroshi Iwai.  Direction of silicon technology from past to future , 2001, Proceedings of the 2001 8th International Symposium on the Physical and Failure Analysis of Integrated Circuits. IPFA 2001 (Cat. No.01TH8548).

[2]  Francesco Centurelli,et al.  Analytic transient solution of SCFL logic gates , 2005, Int. J. Circuit Theory Appl..

[3]  H. Pon.  Technology scaling impact on NOR and NAND flash memories and their applications , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[4]  M. Anis,et al.  "Impact of Technology Scaling on CMOS Logic Styles", IEEE Transactions On Circuits and Systems-II , 2002 .

[5]  Andrea Neviani,et al.  Analysis of the impact of process variations on clock skew , 2000 .

[6]  Ángel Rodríguez-Vázquez,et al.  A behavioural modelling technique for visual microprocessor mixed‐signal VLSI chips , 2002, Int. J. Circuit Theory Appl..

[7]  G. Knoblinger,et al.  Analog circuits using FinFETs: benefits in speed-accuracy-power trade-off and simulation of parasitic effects , 2007 .

[8]  Nicholas P. Carter,et al.  A magnetoelectronic register file cell for a self‐checkpointing microprocessor , 2007, Int. J. Circuit Theory Appl..

[9]  H.J. Kim,et al.  Fully integrated 64 Kb MRAM with novel reference cell scheme , 2002, Digest. International Electron Devices Meeting,.

[10]  J. Otani,et al.  A 1.2V 1Mbit embedded MRAM core with folded bit-line array architecture , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[11]  John L. Wyatt,et al.  Mismatch sensitivity of a simultaneously latched CMOS sense amplifier , 1991 .

[12]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[13]  V. De,et al.  Statistical design for variation tolerance: key to continued Moore's law , 2004, 2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866).

[14]  Horst Zimmermann,et al.  A design example of a 65 nm CMOS operational amplifier , 2007, Int. J. Circuit Theory Appl..

[15]  D. Boning,et al.  Technology scaling impact of variation on clock skew and interconnect delay , 2001, Proceedings of the IEEE 2001 International Interconnect Technology Conference (Cat. No.01EX461).

[16]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[17]  Jon M. Slaughter,et al.  Magnetoresistive random access memory using magnetic tunnel junctions , 2003, Proc. IEEE.

[18]  Randall L. Geiger,et al.  Nonideality consideration for high-precision amplifiers-analysis of random common-mode rejection ratio , 1993 .

[19]  Kevin J. Nowka,et al.  Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Yusuf Leblebici,et al.  A current sensing completion detection method for asynchronous pipelines operating in the sub-threshold regime , 2009 .

[21]  H. Hoenigschmid,et al.  A 16-Mb MRAM featuring bootstrapped write drivers , 2005, IEEE Journal of Solid-State Circuits.

[22]  Kaushik Roy,et al.  A feasibility study of subthreshold SRAM across technology generations , 2005, 2005 International Conference on Computer Design.

[23]  Saied N. Tehrani,et al.  A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnects , 2003, IEEE J. Solid State Circuits.

[24]  Alkis A. Hatzopoulos,et al.  Estimation of circuit output measurements including statistically dependent parameters , 2003, Int. J. Circuit Theory Appl..