Circuit techniques in a 266-MHz MMX-enabled processor

The AMD-K6 MMX-enabled processor is plug-compatible with the industry-standard Socket 7 and is binary compatible with the existing base of legacy X86 software. The microarchitecture is based on an out-of-order, superscalar execution engine using speculative execution. High performance and compact die size are achieved by using self-resetting, self-timed and pulsed-latch circuit design techniques in custom blocks and placed-and-routed blocks of standard cells. The 162 sq. mm die is fabricated on a 0.35-/spl mu/m, five-layer metal process with local interconnect. It is assembled into a ceramic pin grid array (PGA) using C4 flip-chip mounting. The processor functions at clock speeds up to 266 MHz.

[1]  Marc Tremblay,et al.  A 64-b microprocessor with multimedia support , 1995 .

[2]  R. Stephany,et al.  A 200MHz 32b 0.5W CMOS RISC Microprocessor , 1998 .

[3]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[4]  Rajiv V. Joshi,et al.  A 2ns Cycle, 4ns Access 512kb CMOS ECL SRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[6]  R. Khanna,et al.  An X86 microprocessor with multimedia extensions , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  Paul R. Gray,et al.  A 30-MHz hybrid analog/digital clock recovery circuit in 2- mu m CMOS , 1990 .

[8]  J.S. Miller.  A 300 MHz CMOS microprocessor with multi-media technology , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[9]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[10]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .