A Novel Test Generation Methodology for Adaptive Diagnosis

This paper presents a automatic test pattern generation technique to improve the diagnostic resolution of a given test set. Each test pattern generated by existing techniques detects a large number of faults. Identifying the faulty candidate from a large set of possible fault candidates is extremely difficult and time consuming. A novel framework to adoptively generate additional patterns for diagnosing the faulty location is presented. The additional patterns prune a set of fault free candidates from the possible fault candidates. The proposed technique improves the diagnostic resolution where each new pattern detects only a small number of faults and each fault is detected by few patterns. The proposed method is applicable to any fault model and distinguishes a large number of faults with a small number of patterns. For simplicity we demonstrate the effectiveness of the approach on the path delay fault model.

[1]  Spyros Tragoudas,et al.  An Adaptive Path Delay Fault Diagnosis Methodology , 2004 .

[2]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Spyros Tragoudas,et al.  Non-Enumerative Path Delay Fault Diagnosis , 2003, DATE.

[4]  Spyros Tragoudas,et al.  Efficient identification of (critical) testable path delay faults using decision diagrams , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Spyros Tragoudas,et al.  Function-based compact test pattern generation for path delay faults , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Michael Pabst,et al.  RESIST: a recursive test pattern generation algorithm for path delay faults , 1994, EURO-DAC '94.

[7]  Ramesh C. Tekumalla.  On test set generation for efficient path delay fault diagnosis , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[8]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[9]  Abhijit Chatterjee,et al.  Path delay fault diagnosis in combinational circuits with implicitfault enumeration , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Nur A. Touba,et al.  Adaptive techniques for improving delay fault diagnosis , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).