All-Digital Frequency Synthesizer Using a Flying Adder

This brief presents an all-digital frequency synthesizer based on the flying adder (FA) architecture. The FA is a fascinating architecture for frequency synthesizer designs due to its simplicity and effectiveness. The FA-based frequency synthesizer can simply use a set of multiple phase reference signals to generate a desired frequency to achieve fast frequency switching. In the proposed work, the frequency synthesizer adopts an all-digital phase-locked loop to provide a steady reference signal for the FA. The proposed frequency synthesizer is implemented in a standard 0.18-μm CMOS cell-based technology, and the core area is 0.16 mm2. The output frequency range is 39.38-226 MHz, and the peak-to-peak jitter is less than 130 ps.

[1]  Chua-Chin Wang,et al.  A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Y. Savaria,et al.  Precise free-running period synthesizer (FRPS) with process and temperature compensation , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[3]  Liming Xiu,et al.  A new frequency synthesis method based on "flying-adder" architecture , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  P. Nilsson,et al.  A digitally controlled PLL for SoC applications , 2004, IEEE Journal of Solid-State Circuits.

[5]  Amir M. Sodagar,et al.  A novel architecture for ROM-less sine-output direct digital, frequency synthesizers by using the 2/sup nd/-order parabolic approximation , 2000, Proceedings of the 2000 IEEE/EIA International Frequency Control Symposium and Exhibition (Cat. No.00CH37052).

[6]  Tsuneo Tsukahara,et al.  A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication , 1998 .

[7]  Ching-Che Chung,et al.  An all-digital phase-locked loop for high-speed clock generation , 2003 .

[8]  Yvon Savaria,et al.  Spurs modeling in direct digital period synthesizers related to phase accumulator truncation , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  Roland E. Best.  Phase-Locked Loops , 1984 .

[10]  Paul P. Sotiriadis.  Intrinsic jitter of flying-adder frequency synthesizers , 2009, 2009 IEEE Sarnoff Symposium.

[11]  Zhihe Zhou,et al.  High performance direct digital frequency synthesizers , 2003, Proceedings of the 15th Biennial University/Government/ Industry Microelectronics Symposium (Cat. No.03CH37488).

[12]  Chua-Chin Wang,et al.  A low-power ADPLL using feedback DCO quarterly disabled in time domain , 2008, Microelectron. J..

[13]  T. Olsson,et al.  An all-digital PLL clock multiplier , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[14]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[15]  Liming Xiu,et al.  An architecture of high-performance frequency and phase synthesis , 2000, IEEE Journal of Solid-State Circuits.

[16]  Liming Xiu.  The concept of time-average-frequency and mathematical analysis of flying-adder frequency synthesis architecture , 2008, IEEE Circuits and Systems Magazine.

[17]  Shi-Yu Huang,et al.  A low-jitter all-digital phase-locked loop using a suppressive digital loop filter , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[18]  A. Ayatollahi,et al.  A Low Power, High SFDR, ROM-Less Direct Digital Frequency Synthesizer , 2005, 2005 IEEE Conference on Electron Devices and Solid-State Circuits.

[19]  Paul P. Sotiriadis.  Timing and spectral properties of the Flying-Adder frequency synthesizers , 2009, 2009 IEEE International Frequency Control Symposium Joint with the 22nd European Frequency and Time forum.

[20]  Reza R. Adhami,et al.  Comments on "A 13-bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula" , 2005, IEEE Trans. Very Large Scale Integr. Syst..

[21]  Suki Kim,et al.  A Digitally Controlled Oscillator for Low Jitter All Digital Phase Locked Loops , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[22]  Yu-Ming Chung,et al.  An all-digital phase-locked loop for digital power management integrated chips , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[23]  Liming Xiu.  A “Flying-Adder” On-Chip Frequency Generator for Complex SoC Environment , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Jen-Shiun Chiang,et al.  The design of an all-digital phase-locked loop with small DCO hardware and fast phase lock , 1999 .

[25]  Liming Xiu,et al.  A "flying-adder" architecture of frequency and phase synthesis with scalability , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Shi-Yu Huang,et al.  A high-resolution all-digital phase-locked loop with its application to built-in speed grading for memory , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[27]  R. Adhami,et al.  An optimized direct digital frequency synthesizer based on even fourth order polynomial interpolation , 2006, 2006 Proceeding of the Thirty-Eighth Southeastern Symposium on System Theory.

[28]  Chua-Chin Wang,et al.  Phase-Adjustable Pipelining ROM-Less Direct Digital Frequency Synthesizer With a 41.66-MHz Output Frequency , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[29]  Kari Halonen,et al.  Preface , 2021 .