Towards evolvable systems based on the Xilinx Zynq platform

Field programmable gate arrays (FPGAs) are considered as a good platform for digital evolvable hardware systems. Researchers introduced virtual reconfigurable circuits as the response to the insufficient support of partial reconfiguration in early FPGAs. Later, the features of FPGAs allowed the designers to develop evolvable systems fully exploiting native reconfiguration infrastructures. Xilinx recently introduced a new platform called Zynq-7000 all programmable (AP) system-on-chip (SoC) which has the potential to become the next revolutionary step in evolvable hardware design. The paper analyzes Zynq-7000 AP SoC from the perspective of an evolvable hardware designer. Several scenarios are described of how to implement evolvable systems on a developmental board equipped with this programmable SoC. These scenarios are evaluated in terms of area overhead, execution time, reconfiguration time and throughput. The resulting observations should be useful for those who are going to develop real-world evolvable systems on the Zynq-7000 AP SoC platform.

[1]  Marco D. Santambrogio,et al.  A direct bitstream manipulation approach for Virtex4-based evolvable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[2]  Marc Ebner,et al.  Evolvable Hardware , 2004, Künstliche Intell..

[3]  Lukas Sekanina,et al.  An evolvable hardware system in Xilinx Virtex II Pro FPGA , 2007 .

[4]  David A. Gwaltney,et al.  A VHDL core for intrinsic evolution of discrete time filters with signal feedback , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[5]  Eduardo de la Torre,et al.  Evolvable 2D computing matrix model for intrinsic evolution in commercial FPGAs with native reconfiguration support , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[6]  Eduardo de la Torre,et al.  Implementation techniques for evolvable HW systems: virtual VS. dynamic reconfiguration , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).

[7]  Lukás Sekanina,et al.  An Evolvable Image Filter: Experimental Evaluation of a Complete Hardware Implementation in FPGA , 2005, ICES.

[8]  Lorenz Huelsbergen,et al.  Evolving oscillators in silico , 1999, IEEE Trans. Evol. Comput..

[9]  Hugo de Garis,et al.  The second NASA/DoD workshop on evolvable hardware , 2001, IEEE Trans. Evol. Comput..

[10]  Gunnar Tufte,et al.  Evolving an adaptive digital filter , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[11]  Kyrre Glette,et al.  Intermediate Level FPGA Reconfiguration for an Online EHW Pattern Recognition System , 2009, 2009 NASA/ESA Conference on Adaptive Hardware and Systems.

[12]  Moritoshi Yasunaga,et al.  On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[13]  Andrew M. Tyrrell,et al.  Challenges of evolvable hardware: past, present and the path to a promising future , 2011, Genetic Programming and Evolvable Machines.

[14]  Andrew M. Tyrrell,et al.  Safe intrinsic evolution of Virtex devices , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[15]  Lukás Sekanina.  Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware , 2003, ICES.

[16]  Jin Wang,et al.  Design and implementation of a virtual reconfigurable architecture for different applications of intrinsic evolvable hardware , 2008, IET Comput. Digit. Tech..

[17]  Lukas Sekanina,et al.  Hardware Accelerator of Cartesian Genetic Programming with Multiple Fitness Units , 2012 .

[18]  Adrian Thompson,et al.  Silicon evolution , 1996 .

[19]  Andres Upegui,et al.  Evolving Hardware with Self-reconfigurable connectivity in Xilinx FPGAs , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).