Modeling the overshooting effect of multi-input gate in nanometer technologies
暂无分享,去创建一个
[1] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[2] D. Auvergne,et al. A comprehensive delay macro modeling for submicrometer CMOS logics , 1999, IEEE J. Solid State Circuits.
[3] Atsushi Kurokawa,et al. Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies , 2007, 2007 Asia and South Pacific Design Automation Conference.
[4] Anas A. Hamoui,et al. An analytical model for current, delay, and power analysis of submicron CMOS logic circuits , 2000 .
[5] Jean Michel Daga,et al. Signal transition time effect on CMOS delay evaluation , 2000 .
[6] José Luis Rosselló,et al. An analytical charge-based compact delay model for submicrometer CMOS inverters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] S. Dutta,et al. A comprehensive delay model for CMOS inverters , 1995 .
[8] Philippe Maurine,et al. Transition time modeling in deep submicron CMOS , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Kamran Eshraghian,et al. Principles of CMOS VLSI Design: A Systems Perspective , 1985 .
[10] Atsushi Kurokawa,et al. Modeling the Overshooting Effect for CMOS Inverter Delay Analysis in Nanometer Technologies , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.