Carbon nanotube electronics - Materials, devices, circuits, design, modeling, and performance projection
暂无分享,去创建一个
Hai Wei | Jie Zhang | H.-S. Philip Wong | Jie Deng | Subhasish Mitra | Deji Akinwande | Albert Lin | Jiale Liang | Hong-Yu Chen | Jieying Luo | Arash Hazeghi | Yang Chai | Nishant Patil | Max Shulaker | H. Wong | S. Mitra | Y. Chai | D. Akinwande | G. Close | Jie Deng | Jiale Liang | N. Patil | A. Lin | M. Shulaker | Hong-Yu Chen | Lan Wei | Jie Zhang | Hai Wei | L. Liyanage | Xiangyu Chen | A. Hazeghi | Xiangyu Chen | Jieying Luo | Cara Beasley | Gael Close | Luckshitha S. Liyanage | Jason Parker | Lan Wei | Jason Parker | Cara Beasley | Arash Hazeghi
[1] H. Wong,et al. Wafer-Scale Growth and Transfer of Aligned Single-Walled Carbon Nanotubes , 2009, IEEE Transactions on Nanotechnology.
[2] Hai Wei,et al. Efficient metallic carbon nanotube removal readily scalable to wafer-level VLSI CNFET circuits , 2010, 2010 Symposium on VLSI Technology.
[3] J. Rogers,et al. High-performance electronics using dense, perfectly aligned arrays of single-walled carbon nanotubes. , 2007, Nature nanotechnology.
[4] P. Avouris,et al. Carbon Nanotube Inter- and Intramolecular Logic Gates , 2001 .
[5] S. Barman,et al. Self-Sorted, Aligned Nanotube Networks for Thin-Film Transistors , 2008, Science.
[6] M. Lundstrom,et al. Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays , 2004, cond-mat/0406494.
[7] L. Qu,et al. Preferential syntheses of semiconducting vertically aligned single-walled carbon nanotubes for direct use in FETs. , 2008, Nano letters.
[8] Jie Deng,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.
[9] Measurement of Subnanosecond Delay Through Multiwall Carbon-Nanotube Local Interconnects in a CMOS Integrated Circuit , 2009, IEEE Transactions on Electron Devices.
[10] Albert Lin,et al. Current Scaling in Aligned Carbon Nanotube Array Transistors With Local Bottom Gating , 2010, IEEE Electron Device Letters.
[11] James D. Meindl,et al. Carbon nanotube interconnects , 2007, ISPD.
[12] Hai Wei,et al. Linear increases in carbon nanotube density through multiple transfer technique. , 2011, Nano letters.
[13] H. Wong,et al. Schottky-Barrier Carbon Nanotube Field-Effect Transistor Modeling , 2007, IEEE Transactions on Electron Devices.
[14] Jing Kong,et al. Fully Integrated Graphene and Carbon Nanotube Interconnects for Gigahertz High-Speed CMOS Electronics , 2010, IEEE Transactions on Electron Devices.
[15] Hongjie Dai,et al. Carbon nanotubes: synthesis, integration, and properties. , 2002, Accounts of chemical research.
[16] H. Wong,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.
[17] Hai Wei,et al. ACCNT—A Metallic-CNT-Tolerant Design Methodology for Carbon-Nanotube VLSI: Concepts and Experimental Demonstration , 2009, IEEE Transactions on Electron Devices.
[18] H. Dai,et al. Preferential Growth of Semiconducting Single-Walled Carbon Nanotubes by a Plasma Enhanced CVD Method , 2004 .
[19] Hai Wei,et al. Scalable Carbon Nanotube Computational and Storage Circuits Immune to Metallic and Mispositioned Carbon Nanotubes , 2011, IEEE Transactions on Nanotechnology.
[20] A. Rinzler,et al. An Integrated Logic Circuit Assembled on a Single Carbon Nanotube , 2006, Science.
[21] Zhihong Chen,et al. Length scaling of carbon nanotube transistors. , 2010, Nature nanotechnology.