Cost-optimal design of wireless pre-bonding test framework

In a three-dimensional stacked IC (3D-SIC), pre-bonding die tests are performed to test different functional components on dies as the yield of 3D-SIC highly depends on the quality of dies used for stacking. In observing the test challenges in pre-bonding, contactless wireless probing using inductive coupling has been introduced to provide high bandwidth test data transfer without the stress-induced damage. Aiming at high bandwidth high parallel pre-bonding test, a hybrid wireless test framework is established in this paper by utilizing such wireless probing techniques. Under the hybrid test framework, both IP cores and embedded TSVs are tested concurrently by applying scan methodology and BIST respectively. To exploit the performance-cost effectiveness of our new architecture, a test scheduling scheme is thereby proposed to optimize the test resource distribution and minimize test application time. The simulation study demonstrates the wireless test capability and the feasibility of a hybrid wireless test infrastructure.

[1]  R. Ho,et al.  Proximity communication , 2004, IEEE Journal of Solid-State Circuits.

[2]  Lin Fu,et al.  Noncontact wafer probe using wireless probe cards , 2005, IEEE International Conference on Test, 2005..

[3]  Krishnendu Chakrabarty,et al.  Optimization of Dual-Speed TAM Architectures for Efficient Modular Testing of SOCs , 2007, IEEE Transactions on Computers.

[4]  Erik Jan Marinissen,et al.  Testing TSV-based three-dimensional stacked ICs , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[5]  Sung Kyu Lim,et al.  Design method and test structure to characterize and repair TSV defect induced signal degradation in 3D system , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[6]  T. Sakurai,et al.  Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect , 2005, IEEE Journal of Solid-State Circuits.

[7]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[8]  Ding-Ming Kwai,et al.  On-chip testing of blind and open-sleeve TSVs for 3D IC before bonding , 2010, 2010 28th VLSI Test Symposium (VTS).

[9]  T. Sakurai,et al.  A High-Speed Inductive-Coupling Link With Burst Transmission , 2009, IEEE Journal of Solid-State Circuits.

[10]  Ding-Ming Kwai,et al.  On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification , 2009, 2009 Asian Test Symposium.

[11]  Yasuhiro Morita,et al.  An Inductive-Coupling DC Voltage Transceiver for Highly Parallel Wafer-Level Testing , 2010, IEEE Journal of Solid-State Circuits.

[12]  Hsien-Hsin S. Lee,et al.  A scanisland based design enabling prebond testability in die-stacked microprocessors , 2007, 2007 IEEE International Test Conference.

[13]  Yervant Zorian,et al.  Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.

[14]  Lin Fu,et al.  High throughput non-contact SiP testing , 2007, 2007 IEEE International Test Conference.

[15]  John P. Hayes,et al.  Contactless testing: Possibility or pipe-dream? , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.