VHDL IMPLEMENTATION OF MANCHESTER ENCODER AND DECODER

An implementation of Manchester coding is being described in this paper. Manchester coding technique is a digital coding technique in which all the bits of the binary data are arranged in a particular sequence. The Intersil HD-15530 is a high performance CMOS device intended to service the requirements of MlL-STD-1553 and similar Manchester II encoded, time division multiplexed serial data protocols. This LSI chip is divided into two sections, an Encoder and a Decoder. These sections operate completely independent of each other, except for the Master Reset functions. This circuit meets many of the requirements of MIL-STD- 1553. The Encoder produces the sync pulse and the parity bit as well as the encoding of the data bits. The Decoder recognizes the sync pulse and identifies it as well as decoding the data bits and checking parity. This integrated circuit is fully guaranteed to support the 1MHz data rate of MlL-STD-1553 over both temperature and voltage. It interfaces with CMOS, TTL or N channel support circuitry. The HD-15530 can also be used in many party line digital data communications applications, such as an environmental control system driven from a single twisted pair cable of fiber optic cable throughout the building. The functions of the encoder section of the MED include a microprocessor interface, parallel to serial conversion, frame generation, and NRZ to Manchester encoding. This circuitry can run very fast since it does not require a high-frequency clock. The frame format used is similar to that of a UART. The Manchester decoder limits the maximum frequency of operation of the MED, since it uses a high-frequency clock. The receiver circuitry is more complex, since clock recovery and center sampling is done. Additional receiver functions are frame detection, decoding of Manchester to NRZ, serial to parallel conversion, and a microprocessor interface.

[1]  Jifeng Li,et al.  Design of 1553B avionics bus interface chip based on FPGA , 2011, 2011 International Conference on Electronics, Communications and Control (ICECC).

[2]  A. J. Al-Sammak,et al.  Encoder circuit for inverse differential Manchester code operating at any frequency , 2002 .

[3]  Thilo Sauter,et al.  Majority Manchester decoding for active redundant data transmission , 1995, Proceedings IEEE Symposium on Computers and Communications.

[4]  Shi Jing,et al.  Manchester encoder and decoder based on CPLD , 2008, 2008 IEEE International Conference on Industrial Technology.

[5]  A. Astarloa,et al.  Manchester decoding algorithm for multifunction vehicle bus , 2004, 2004 IEEE International Conference on Industrial Technology, 2004. IEEE ICIT '04..

[6]  W.M. El-Medany FPGA implementation of RDR Manchester and D-Manchester CODEC design for Wireless Transceiver , 2008, 2008 National Radio Science Conference.

[7]  Bahram Honary,et al.  Integrated circuit design and implementation for a new optimum Manchester decoder , 1995, Proceedings of GLOBECOM '95.

[8]  Yu-Cherng Hung,et al.  High-Speed CMOS Chip Design for Manchester and Miller Encoder , 2009, 2009 Fifth International Conference on Intelligent Information Hiding and Multimedia Signal Processing.