Minimizing the supply sensitivity of CMOS ring oscillator by jointly biasing the supply and control voltage

A method to minimize the supply sensitivity of a CMOS ring oscillator is proposed through joint biasing of the supply and the control voltage. The technique can supplement a number of common supply rejection techniques. The proposed CMOS ring oscillator is designed and implemented with a charge-pump based phase-locked loop in 65-nm technology to demonstrate the robustness against the supply fluctuation. Taking advantage of the negative static supply sensitivity of the ring oscillator with proper combination of the bias voltages, the rms jitter of the 4-GHz output clock is reduced from 10.66-ps to 5.04-ps while subject to switching noise with magnitude of 2.5% of the supply voltage at 150-MHz. Furthermore, more than 4.5times of reduction in the power consumption is achieved.

[1]  Payam Heydari.  Analysis of the PLL jitter due to power/ground and substrate noise , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .

[3]  Behzad Razavi,et al.  Design of high-speed, low-power frequency dividers and phase-locked loops in deep submicron CMOS , 1995, IEEE J. Solid State Circuits.

[4]  U. Moon,et al.  An On-Chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators , 2006, VLSIC 2006.

[5]  Stefanos Sidiropoulos,et al.  A semidigital dual delay-locked loop , 1997, IEEE J. Solid State Circuits.

[6]  V. Stojanovic,et al.  PLL On-Chip Jitter Measurement: Analysis and Design , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[7]  Un-Ku Moon,et al.  A 0.5-GHz to 2.5-GHz PLL With Fully Differential Supply Regulated Tuning , 2006, IEEE Journal of Solid-State Circuits.

[8]  Un-Ku Moon,et al.  A 0.5 to 2.5GHz PLL with Fully Differential Supply-Regulated Tuning , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  Chih-Kong Ken Yang,et al.  A low-power adaptive bandwidth PLL and clock buffer with supply-noise compensation , 2003 .

[10]  Beomsup Kim,et al.  A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[11]  E. Alon,et al.  Digital Circuit Design Trends , 2008, IEEE Journal of Solid-State Circuits.

[12]  Tian Xia,et al.  Time-to-voltage converter for on-chip jitter measurement , 2003, IEEE Trans. Instrum. Meas..

[13]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[14]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[15]  Chih-Kong Ken Yang,et al.  Methodology for on-chip adaptive jitter minimization in phase-locked loops , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[16]  Sung-Mo Kang,et al.  A self-regulating VCO with supply sensitivity of <0.15%-delay/1%-supply , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).