A methodology for energy-quality tradeoff using imprecise hardware
暂无分享,去创建一个
[1] Kaushik Roy,et al. Design of voltage-scalable meta-functions for approximate computing , 2011, 2011 Design, Automation & Test in Europe.
[2] Scott T. Acton,et al. Motion gradient vector flow: an external force for tracking rolling leukocytes with shape and size constrained active contours , 2004, IEEE Transactions on Medical Imaging.
[3] Takuji Nishimura,et al. Mersenne twister: a 623-dimensionally equidistributed uniform pseudo-random number generator , 1998, TOMC.
[4] Chih-Jen Lin,et al. LIBSVM: A library for support vector machines , 2011, TIST.
[5] Christopher S. Wallace,et al. A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..
[6] Paolo Ienne,et al. Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.
[7] Tomás Lang,et al. Digit-Serial Arithmetic , 2004 .
[8] John Sartori,et al. Slack redistribution for graceful degradation under voltage overscaling , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).
[9] Kevin Skadron,et al. Rodinia: A benchmark suite for heterogeneous computing , 2009, 2009 IEEE International Symposium on Workload Characterization (IISWC).
[10] John Lach,et al. Analytic Error Modeling for Imprecise Arithmetic Circuits , .
[11] Gang Wang,et al. Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.
[12] John Lach,et al. Exploring the fidelity-efficiency design space using imprecise arithmetic , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[13] Naresh R. Shanbhag,et al. Reliable low-power digital signal processing via reduced precision redundancy , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Kaushik Roy,et al. Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator , 2009, ISLPED.