Interfacing ASM with the MDG Tool

In this paper we describe an approach to interface Abstract State Machines (ASM) with Multiway Decision Graphs (MDG) to enable tool support for the formal verification of ASM descriptions. ASM is a specification method for software and hardware providing a powerful means of modeling various kinds of systems. MDGs are decision diagrams based on abstract representation of data and are used primarily for modeling hardware systems. The notions of ASM and MDG are hence closely related to each other, making it appealing to link these two concepts. The proposed interface between ASM and MDG uses two steps: first, the ASM model is transformed into a flat, simple transition system as an intermediate model. Second, this intermediate model is transformed into the syntax of the input language of the MDG tool, MDG-HDL. We have successfully applied this transformation scheme on a case study, the Island Tunnel Controller, where we automatically generated the corresponding MDG-HDL models from ASM specifications.

[1]  Danièle Beauquier,et al.  The Railroad Crossing Problem: Towards Semantics of Timed Algorithms and Their Model Checking in High Level Languages , 1997, TAPSOFT.

[2]  Sofiène Tahar,et al.  Automated verification with abstract state machines using multiway decision graphs , 1997 .

[3]  Kirsten Winter,et al.  Model Checking Support for the ASM High-Level Language , 2000, TACAS.

[4]  Natarajan Shankar,et al.  Symbolic Analysis of Transition Systems , 2000, Abstract State Machines.

[5]  Shmuel Katz,et al.  A Framework for Translating Models and Specifications , 2002, IFM.

[6]  Marc Spielmann.  Automatic Verification of Abstract State Machines , 1999, CAV.

[7]  Yi Feng,et al.  Term ordering problem on MDG , 2002, GLSVLSI '02.

[8]  Xiaoyu Song,et al.  Model Checking for a First-Order Temporal Logic Using Multiway Decision Graphs , 1998, CAV.

[9]  Sofiène Tahar,et al.  Modeling and formal verification of the Fairisle ATM switch fabricusing MDGs , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Thomas Kropf.  Introduction to Formal Hardware Verification: Methods and Tools for Designing Correct Circuits and Systems , 1999 .

[11]  Hasan Zobair,et al.  Modeling and Formal Verification of a Telecom System Block Using MDGs , 2001 .

[12]  Xiaoyu Song,et al.  Multiway Decision Graphs for Automated Hardware Verification , 1997, Formal Methods Syst. Des..

[13]  Sofiène Tahar,et al.  Hierarchical Verification Using an MDG-HOL Hybrid Tool , 2001, CHARME.

[14]  Sofiène Tahar,et al.  Formal Verification of the Island Tunnel Controller Using Multiway Decision Graphs , 1996, FMCAD.

[15]  Thomas Kropf,et al.  Introduction to Formal Hardware Verification , 1999, Springer Berlin Heidelberg.

[16]  Giuseppe Del Castillo,et al.  The ASM Workbench - A Tool Environment for Computer-Aided Analysis and Validation of Abstract State Machine Models Tool Demonstration , 2001, TACAS.

[17]  Kirsten Winter,et al.  Model Checking for Abstract State Machines , 2008, J. Univers. Comput. Sci..

[18]  Sofiène Tahar,et al.  A hierarchical approach to the formal verification of embedded systems using MDGs [microcontrollers] , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.