Non-Intrusive Hardware Acceleration for Dynamic Binary Translation in Embedded Systems

This article describes a non-intrusive hardware acceleration approach for Dynamic Binary Translation (DBT) in modern resource-constrained embedded systems, detailing its motivation, design decisions and overall architecture. It was deployed and tested on DBTOR, an in-house DBT system that targets constrained embedded systems. The performed evaluations demonstrate the feasibility of the proposed method in handling condition code (CC) flags, peripheral remapping and interrupt support, by running legacy MCS-51 code on a modern Arm v7-M architecture (Cortex-M3) that resorts field-programmable gate array (FPGA) technology for acceleration purposes.

[1]  Erik R. Altman,et al.  Daisy: Dynamic Compilation For 10o?40 Architectural Compatibility , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[2]  Luigi Carro,et al.  Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications , 2008, 2008 Design, Automation and Test in Europe.

[3]  K. Ebcioglu,et al.  Daisy: Dynamic Compilation For 10o?40 Architectural Compatibility , 1997, Conference Proceedings. The 24th Annual International Symposium on Computer Architecture.

[4]  Goh Kondoh,et al.  Dynamic binary translation specialized for embedded systems , 2010, VEE '10.

[5]  Nicola Nicolici,et al.  Dynamic binary translation to a reconfigurable target for on-the-fly acceleration , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[6]  Michael Gschwind,et al.  Dynamic Binary Translation and Optimization , 2001, IEEE Trans. Computers.

[7]  Erik R. Altman,et al.  BOA: The Architecture of a Binary Translation Processor , 1999 .

[8]  Tiago Gomes,et al.  MODELA DBT: Model-driven elaboration language applied to Dynamic Binary Translation , 2017, IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society.

[9]  Hong Wang,et al.  Harmonia: a transparent, efficient, and harmonious dynamic binary translator targeting the Intel® architecture , 2011, CF '11.

[10]  Xuhao Chen,et al.  GSM: An Efficient Code Generation Algorithm for Dynamic Binary Translator , 2011, 2011 Fourth International Symposium on Parallel Architectures, Algorithms and Programming.

[11]  Wenzhi Chen,et al.  FPGA based hardware-software co-designed dynamic binary translation system , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[12]  Tiago Gomes,et al.  Condition Codes Evaluation on Dynamic Binary Translation for Embedded Platforms , 2017, IEEE Embedded Systems Letters.

[13]  Li Shen,et al.  DBTIM: An Advanced Hardware Assisted Full Virtualization Architecture , 2008, 2008 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing.

[14]  Bo Liu,et al.  CoDBT: A multi-source dynamic binary translator using hardware-software collaborative techniques , 2010, J. Syst. Archit..

[15]  Jack W. Davidson,et al.  Enabling dynamic binary translation in embedded systems with scratchpad memory , 2012, TECS.

[16]  Jorge Cabral,et al.  A Hardware-assisted Translation Cache for Dynamic Binary Translation in Embedded Systems , 2018, 2018 IEEE 23rd International Conference on Emerging Technologies and Factory Automation (ETFA).