Optimization of Local Routing Networks in a Logic Block for Cluster Based FPGAs