A high-speed low-power multitask digital vision chip

A new pixel architecture for the use in a multitask digital vision chip is presented. The architecture is based on SIMD parallel processing, and it is configurable to perform different binary image processing operations in high speed and with low power consumption. The proposed circuit can output the result in each period of its operating frequency, which makes it very suitable for high speed real time applications. An array of 32*64 pixels has been simulated in 0.18 μm CMOS technology. The array works at 80 MHz clock frequency, and each pixel of it only consumes 3.4 μW. The results of image processing on the array show the high performance of the circuit.

[1]  Gonzalez Vidal,et al.  CMOS Digital Pixel for Binary Morphological Edge Segmentation , 2007 .

[2]  I. Ishii,et al.  Development of High-resolution Digital Vision Chip Based on CFPE Architecture , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[3]  Piotr Dudek,et al.  A general-purpose processor-per-pixel analog SIMD vision chip , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Piotr Dudek,et al.  A general-purpose vision processor with 160×80 pixel-parallel SIMD processor array , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[5]  Piotr Dudek,et al.  A SIMD Cellular Processor Array Vision Chip With Asynchronous Processing Capabilities , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Masatoshi Ishikawa,et al.  Device and System Development of General Purpose Digital Vision Chip , 2000, J. Robotics Mechatronics.

[7]  M. Paindavoine,et al.  A single-chip 10000 frames/s CMOS sensor with in-situ 2D programmable image processing , 2007, 2006 International Workshop on Computer Architecture for Machine Perception and Sensing.

[8]  Jan-Erik Eklund,et al.  VLSI implementation of a focal plane image processor-a realization of the near-sensor image processing concept , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Wancheng Zhang,et al.  A Programmable Vision Chip Based on Multiple Levels of Parallel Processors , 2011, IEEE Journal of Solid-State Circuits.

[10]  Nanjian Wu.  High speed CMOS vision chips , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[11]  Wancheng Zhang,et al.  A Programmable SIMD Vision Chip for Real-Time Vision Applications , 2008, IEEE Journal of Solid-State Circuits.

[12]  Masatoshi Ishikawa,et al.  64×64 Pixels General Purpose Digital Vision Chip , 2001, VLSI-SOC.

[13]  M. Ishikawa,et al.  A new architecture of programmable digital vision chip , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[14]  Idaku Ishii,et al.  A digital vision chip specialized for high-speed target tracking , 2003 .