Impact of a HTO/Al2O3 bi-layer blocking oxide in nitride-trap non-volatile memories

In this work, we present an experimental and theoretical study of nitride-trap devices with a HTO/Al$_2$O$_3$ bi-layer blocking oxide. Such (Silicon/Alumina/HTO/Nitride/Oxide/Silicon) SAONOS devices are compared with standard (Silicon/HTO/Nitride/Oxide/Silicon) SONOS and (Silicon/Alumina/Nitride/Oxide/Silicon) SANOS memories. The role of the different layers (blocking oxide and control gate) is deeply analyzed, focusing on their impact on memory performance and reliability. Then, a semi-analytical model is developed , which provides a good understanding of the physical mechanisms at the origin of program/erase characteristics.

[1]  M.J. van Duuren,et al.  Experimental Extraction of the Charge Centroid and of the Charge Type in the P/E Operation of Sonos Memory Cells , 2006, 2006 International Electron Devices Meeting.

[2]  Marvin H. White,et al.  Scaling of multidielectric nonvolatile SONOS memory structures , 1994 .

[3]  G. Molas,et al.  In-depth Investigation of Hf-based High-k Dielectrics as Storage Layer of Charge-Trap NVMs , 2006, 2006 International Electron Devices Meeting.

[4]  M.J. van Duuren,et al.  Characterization and modeling of long term retention in SONOS non volatile memories , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[5]  Carriers recombination processes in charge trapping memory cell by simulation , 2008 .

[6]  M. White,et al.  A Low Voltage SANOS Nonvolatile Semiconductor Memory (NVSM) Device , 2005, 2005 International Semiconductor Device Research Symposium.

[7]  Yu Wang,et al.  An analytical retention model for SONOS nonvolatile memory devices in the excess electron state , 2005 .

[8]  J. van Houdt,et al.  Improvement of TANOS NAND Flash Performance by the Optimization of a Sealing Layer , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.

[9]  Hans Reisinger,et al.  Transient conduction in multidielectric silicon–oxide–nitride–oxide semiconductor structures , 2001 .

[10]  W. Read,et al.  Statistics of the Recombinations of Holes and Electrons , 1952 .

[11]  U. Chung,et al.  Band Engineered Charge Trap Layer for highly Reliable MLC Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[12]  L. Breuil,et al.  A Consistent Model for the SANOS Programming Operation , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.

[13]  Kinam Kim,et al.  Multi-Level NAND Flash Memory with 63 nm-Node TANOS (Si-Oxide-SiN-Al2O3-TaN) Cell Structure , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[14]  S. Mahapatra,et al.  Comprehensive Simulation of Program, Erase and Retention in Charge Trapping Flash Memories , 2006, 2006 International Electron Devices Meeting.