Systematic design of two-stage operational amplifiers based on settling time and open-loop constraints

Considering the importance of settling behavior of operational amplifiers (opamps) for a given accuracy in many applications, an efficient methodology for the design of high-speed two-stage opamps, based on settling time, is proposed in this paper. Concerning the application of the opamp, it specifies proper open-loop circuit parameters to obtain the desired settling time and closed-loop stability. Simulation results are presented to show the effectiveness of the methodology.

[1]  W. Guggenbuhl,et al.  A high-swing, high-impedance MOS cascode circuit , 1990 .

[2]  Georges Gielen,et al.  ISAAC: a symbolic simulator for analog integrated circuits , 1989, IEEE J. Solid State Circuits.

[3]  R. Lotfi,et al.  A low-power design methodology for single-stage operational amplifiers , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[4]  Denis Flandre,et al.  Modelling and application of fully depleted SOI MOSFETs for low voltage, low power analogue CMOS circuits , 1996 .

[5]  Mohammad Taherzadeh-Sani,et al.  Low-power design techniques for low-voltage fast-settling operational amplifiers in switched-capacitor applications , 2003, Integr..

[6]  Terri S. Fiez,et al.  Accurate SI filters using RGC integrators , 1994 .

[7]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[8]  Michiel Steyaert,et al.  Settling time analysis of third order systems , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[9]  Denis Flandre,et al.  Fully depleted SOI-CMOS technology for high temperature IC applications , 1997 .

[10]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[11]  Stephen H. Lewis,et al.  Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  E. Vittoz,et al.  An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications , 1995 .

[13]  R. Lotfi,et al.  Open-Loop Analysis of Cascode Compensation , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.

[14]  D. Flandre,et al.  Design Methodology for CMOS Gain-Boosted Folded-Cascode OTA with Application to SOI technology , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[15]  Klaas Bult,et al.  The CMOS gain-boosting technique , 1991 .

[16]  Bedrich J. Hosticka.  Improvement of the gain of MOS amplifiers , 1979 .