A 4-Mbit CMOS EPROM

A high-density (512K-word/spl times/8-b) erasable programmable read-only memory (EPROM) has been designed and fabricated by using 0.8-/spl mu/m n-well CMOS technology. A novel chip layout and a sense-amplifier circuit produce a 120-ns access time and a 4-mA operational supply current. The interpoly dielectric, composed of a triple-layer structure, realizes a 10-/spl mu/s/byte fast programming time, in spite of scaling the programming voltage V/SUB PP/ from 12.5 V for a 1-Mb EPROM to 10.5 V for this 4-Mb EPROM. To meet the increasing demand for a one-time programmable (OTP) ROM, a circuit is implemented to monitor the access time after the assembly. A novel redundancy scheme is incorporated to reduce additional tests after the laser fuse programming. Cell size and chip size are 3.1/spl times/2.9 /spl mu/m/SUP 2/ and 5.86/spl times/14.92 mm/SUP 2/, respectively.

[1]  Tetsuya Iizuka,et al.  A programmable 80ns 1Mb CMOS EPROM , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. Natori,et al.  A low-power sub 100 ns 256K bit dynamic RAM , 1983, IEEE Journal of Solid-State Circuits.

[3]  S. Mori,et al.  Reliable CVD Inter-Poly Dielectrics for Advanced E&EEPROM , 1985, 1985 Symposium on VLSI Technology. Digest of Technical Papers.

[4]  S. Mori,et al.  Reliability Aspects of 100A Inter-Poly Dielectrics for High Density VLSI's , 1986, 1986 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  K. Kanzaki,et al.  Fast programmable 256K read only memory with on-chip test circuits , 1985, IEEE Transactions on Electron Devices.

[6]  T. Watanabe,et al.  A high performance 1 Mbit EPROM , 1984, IEEE Journal of Solid-State Circuits.

[7]  Takaaki Hagiwara,et al.  Page mode programming 1Mb CMOS EPROM , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Tong Wang,et al.  A CMOS 1Mb EPROM , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[9]  S. Watanabe,et al.  A model for the relation between substrate and gate currents in n-channel MOSFET's , 1983, IEEE Transactions on Electron Devices.

[10]  Tetsuya Iizuka,et al.  An OTP test circuit on the 4Mb CMOS EPROM , 1987, 1987 Symposium on VLSI Circuits.