A 3D Packaging Technology for High-Density Stacked DRAM

A 3D packaging technology has been developed for high-density stacked DRAM. Highly-doped poly-Si through-silicon vias (TSVs) are used for vertical traces inside silicon and interconnection between DRAM chips to realize a DRAM compatible process. Through optimization of the process conditions and layout design, fast poly-Si filling has been obtained. The entire packaging was carried out at the wafer level by using the so-called SMAFTI technology. A new bump and wiring structure for feedthrough interposer (FTI) has also been developed for fine-pitch and low-cost bonding.

[1]  H. Kikuchi,et al.  New three-dimensional integration technology using self-assembly technique , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[2]  Peter Ramm,et al.  Chip-to-wafer stacking technology for 3D system integration , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[3]  K. Soejima,et al.  A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer , 2006, 2006 International Electron Devices Meeting.

[4]  M. Tago,et al.  A novel "SMAFTI" package for inter-chip wide-band data transfer , 2006, 56th Electronic Components and Technology Conference 2006.