Statistic Implementation of QDI Asynchronous Primitives
暂无分享,去创建一个
[1] Jumana Boussey,et al. Proceedings of MIGAS fourth session on Microelectronics for telecommunications : managing high complexity and mobility: managing high complexity and mobility , 2000 .
[2] Alexander Chatzigeorgiou,et al. A modeling technique for CMOS gates , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Doug A. Edwards,et al. A burst-mode oriented back-end for the Balsa synthesis system , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[4] Eby G. Friedman,et al. A unified design methodology for CMOS tapered buffers , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[5] Luciano Lavagno,et al. Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .
[6] Kjell O. Jeppson,et al. CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] A. R. Newton,et al. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .
[8] I. Sutherland,et al. Logical Effort: Designing Fast CMOS Circuits , 1999 .
[9] Philippe Maurine,et al. Transition time modeling in deep submicron CMOS , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] Marc Renaudin,et al. Asynchronous circuits and systems: a promising design alternative , 2000 .