Precision gate drive timing in a zero-voltage-switching DC-DC converter

This paper presents the design and implementation of an integrated low-voltage power conversion controller capable of delivering MOSFET gate-drive signals to on-chip power transistors with precision timing. Analog dead-time-locked-loops (DTLL) are used to realize an accurate analog deadtime controller with fast error rejection in a fixed frequency zero-voltage-switching quasi-square-wave (ZVS-QSW) buck converter.

[1]  N.C. Lu.  Emerging technology and business solutions for system chips , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[2]  Robert W. Brodersen,et al.  A low-voltage CMOS DC-DC converter for a portable battery-operated system , 1994, Proceedings of 1994 Power Electronics Specialist Conference - PESC'94.

[3]  C. Henze,et al.  Zero-voltage switching in high frequency power converters using pulse width modulation , 1988, APEC '88 Third Annual IEEE Applied Power Electronics Conference and Exposition.

[4]  Khai D. T. Ngo.  Generalization of resonant switches and quasi-resonant DC-DC converters , 1987, IEEE Power Electronics Specialists Conference.

[5]  D. Maksimović.  Design of the zero-voltage-switching quasi-square-wave resonant switch , 1993, Proceedings of IEEE Power Electronics Specialist Conference - PESC '93.

[6]  Wai Tung Ng,et al.  Fast Dead-Time Locked Loops for a high-efficiency microprocessor-load ZVS-QSW DC/DC converter , 2003, 2003 IEEE Conference on Electron Devices and Solid-State Circuits (IEEE Cat. No.03TH8668).

[7]  S. Mapus.  Predictive gate drive boosts synchronous dcidc power converter efficiency , 2003 .