A post-layout optimization method with automatic device type selection for BiCMOS analog circuits

In this paper, we present a novel post-layout performance optimization method for BiCMOS analog circuits. Its main feature is a new approach for varying the types of non-scalable devices automatically during the design process using a gradient-based optimizer. This greatly extends the design space for BiCMOS circuits in computer-aided circuit optimization and, consequently, the reuse potential for existing circuit topologies and layouts. The method has been demonstrated successfully on the post-layout optimization of a 0.6-µm BiCMOS high-speed operational amplifier.

[1]  Ranga Vemuri,et al.  Layout-aware RF circuit synthesis driven by worst case parasitic corners , 2005, 2005 International Conference on Computer Design.

[2]  Naotaka Maeda,et al.  Post-layout optimization for deep submicron design , 1996, DAC '96.

[3]  Malgorzata Marek-Sadowska,et al.  Post-layout Logic Restructuring For Performance Optimization , 1997, Proceedings of the 34th Design Automation Conference.

[4]  C.-J. Richard Shi,et al.  Parasitic-Aware Optimization and Retargeting of Analog Layouts: A Symbolic-Template Approach , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  A. Andreou,et al.  A high-drive low-power BiCMOS buffer using compound PMOS/NPN transistors , 1993, Proceedings of 36th Midwest Symposium on Circuits and Systems.

[6]  B. Dimov,et al.  A novel technique for CAD-optimization of analog circuits with bipolar transistors , 2009 .