CT-bus: a heterogeneous CDMA/TDMA bus for future SOC
暂无分享,去创建一个
[1] Jongsun Kim,et al. A 2-Gb/s/pin source synchronous CDMA bus interface with simultaneous multi-chip access and reconfigurable I/O capability , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[2] Zhiwei Xu,et al. A 2.7 Gb/s CDMA-interconnect transceiver chip set with multi-level signal data recovery for re-configurable VLSI systems , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[3] Harald Haas,et al. Asilomar Conference on Signals, Systems, and Computers , 2006 .
[4] Vwani P. Roychowdhury,et al. RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.
[5] Chang Yong Kang,et al. CDMA as a multiprocessor interconnect strategy , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).
[6] Leonard E. Miller,et al. NASA systems engineering handbook , 1995 .
[7] Alberto L. Sangiovanni-Vincentelli,et al. Addressing the system-on-a-chip interconnect woes through communication-based design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[8] Mau-Chung Frank Chang,et al. Reconfigurable interconnect for next generation systems , 2002, SLIP '02.
[9] Chuan Yi Tang,et al. A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..