Mapping of real-time and low-cost super-resolution algorithms onto a hybrid video encoder

This paper focuses on the mapping of low-cost and real-time super-resolution (SR) algorithms onto SOC (System-On-Chip) platforms in order to achieve high-quality image improvements. Low-cost constraints are accomplished by avoiding the need for specific SR hardware, by re-using a video encoder architecture. Only small modifications are needed for: the motion estimator, the motion compensator, image loop memory, etc. This encoder can be used either in compression mode or in SR mode. This video encoder together with the new SR features constitutes an IP block inside Philips Research, upon which several SOC platforms are being developed. Although this SR algorithm has been implemented on an encoder architecture developed by Philips Research it can be easily mapped upon other hybrid video encoder platforms. The results show important improvements in the image quality. Based on these results, some generalizations can be made about the impact of the sampling process on the quality of the super-resolution image.

[1]  Cris L. Luengo Hendriks,et al.  Improving Spatial Resolution in Exchange of Temporal Resolution in Aliased Image Sequences , 1999 .

[2]  Chukka Srinivas,et al.  Stochastic model-based approach for simultaneous restoration of multiple misregistered images , 1990, Other Conferences.

[3]  Daniel Gross,et al.  Improved resolution from subpixel shifted pictures , 1992, CVGIP Graph. Model. Image Process..

[4]  Jim Lin,et al.  HW-SW co-design and verification of a multi-standard video and image codec , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[5]  Kiyoharu Aizawa,et al.  Very high resolution imaging scheme with multiple different-aperture cameras , 1993, Signal Process. Image Commun..

[6]  R. Sethuraman,et al.  A low-cost implementation of super-resolution based on a video encoder , 2002, IEEE 2002 28th Annual Conference of the Industrial Electronics Society. IECON 02.