Characterization and optimization of a bipolar ESD-device by measurements and simulations

Abstract The design of ESD (electro-static discharge) protection structures can be significantly shortened by using thermo-electrical device simulations. In many cases simulation results predict the performance of new designs enough accurate which makes it unnecessary to go through the whole manufacturing process of test chips. More important, however, they allow the designer to gain additional insight into a problem by examining device-internal parameters that are not obtainable through measurements, such as current densities, the electric field and the lattice temperature. In this article we investigate and optimize a p-base type npn-transistor with a vertical and a lateral operation mode. Based on the TCAD tool chain, we develop a methodology to simulate the transient switching behavior, the avalanche breakdown and the snapback holding voltages of the device. To validate our design methodology we implemented the evaluated devices on a real test chip which has also been used to gain the needed data for the calibration of the simulators. Thus we are able to compare simulation and measurements and found the simulated voltages to closely match values obtained in measurements. In addition we extracted a set of parameters for a compact circuit model describing the device under various ESD stress types.

[1]  Paolo Antognetti,et al.  Semiconductor Device Modeling with Spice , 1988 .

[2]  G. Groeseneken,et al.  Non-uniform triggering of gg-nMOSt investigated by combined emission microscopy and transmission line pulsing , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[3]  W. Fichtner,et al.  Layout optimization of an ESD-protection n-MOSFET by simulation and measurement , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[4]  J. Slotboom,et al.  Unified apparent bandgap narrowing in n- and p-type silicon , 1992 .

[5]  Christian Russ,et al.  Compact electro‐thermal simulation of ESD‐protection elements , 1994 .

[6]  H. Gieser,et al.  Bipolar model extension for MOS transistors considering gate coupling effects in the HBM ESD domain , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[7]  P. Galbiati,et al.  A new integrated silicon gate technology combining bipolar linear, CMOS logic, and DMOS power parts , 1986, IEEE Transactions on Electron Devices.

[8]  S. Furkay,et al.  Analysis of snubber-clamped diode-string mixed voltage interface ESD protection network for advanced microprocessors , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[9]  M. Haunschild,et al.  Very-fast transmission line pulsing of integrated structures and the charged device model , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[10]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[11]  Steven H. Voldman,et al.  Scaling, optimization and design considerations of electrostatic discharge protection circuits in CMOS technology , 1994 .

[12]  C. T. Kirk,et al.  A theory of transistor cutoff frequency (fT) falloff at high current densities , 1962, IRE Transactions on Electron Devices.

[13]  Sung-Mo Kang,et al.  Studies of EOS susceptibility in 0.6 μm nMOS ESD I/O protection structures , 1994 .

[14]  C. Duvvury,et al.  The impact of technology scaling on ESD robustness and protection circuit design , 1995 .

[15]  Wolfgang Fichtner,et al.  Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).

[16]  Christian Russ,et al.  ESD protection elements during HBM stress tests: further numerical and experimental results , 1995 .

[17]  Philippe Roussel,et al.  A compact model for the grounded-gate nMOS transistor behaviour under CDM ESD stress☆ , 1998 .

[18]  Jürg Abderhalden,et al.  Untersuchungen zur Optimierung von Schutzstrukturen gegen elektrostatische Entladungen in integrierten CMOS-Schaltungen , 1990 .

[19]  Charvaka Duvvury,et al.  Advanced CMOS protection device trigger mechanisms during CDM , 1995 .

[20]  Massimo Rudan,et al.  Impact-ionization in silicon at large operating temperature , 1999, 1999 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD'99 (IEEE Cat. No.99TH8387).