Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture

This paper proposes a coarse-grained dynamically reconfigurable architecture that offers flexible reliability to deal with soft errors and aging. The notion of a cluster is introduced as a basic architectural element; each cluster can select four operation modes with different levels of spatial redundancy and area efficiency. We evaluate the aging effect due to negative bias temperature instability and illustrate that periodically alternating active cells with resting ones will greatly mitigate the effects of the aging process with a negligible power overhead. The area of circuits that are added for immunity to soft errors and for mitigating aging effects is 29.3% of the proposed reconfigurable device. A fault-tolerance evaluation of a Viterbi decoder mapped on the architecture suggests that there is a considerable tradeoff between reliability and area overhead. Finally, we design and fabricate a test chip that contains a 4 × 8 cluster array in a 65-nm process and demonstrate its immunity to soft errors. Accelerated tests using an alpha particle foil showed that the mean time to failure and failure in time are well characterized with the number of sensitive bits and that our architecture can trade off soft error immunity with the area of implementation.

[1]  E. Fuller,et al.  RADIATION TESTING UPDATE, SEU MITIGATION, AND AVAILABILITY ANALYSIS OF THE VIRTEX FPGA FOR SPACE RECONFIGURABLE COMPUTING. , 2000 .

[2]  Olivier Sentieys,et al.  Design of a fault-tolerant coarse-grained , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[3]  Peter Y. K. Cheung,et al.  Degradation Analysis and Mitigation in FPGAs , 2010, 2010 International Conference on Field Programmable Logic and Applications.

[4]  Luigi Carro,et al.  Designing fault tolerant systems into SRAM-based FPGAs , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[5]  C. Carmichael,et al.  Proton Testing of SEU Mitigation Methods for the Virtex FPGA , 2001 .

[6]  M. Nicolaidis,et al.  Evaluation of a soft error tolerance technique based on time and/or space redundancy , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[7]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  M. Wirthlin,et al.  Improving FPGA Design Robustness with Partial TMR , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[9]  Olivier Sentieys,et al.  Error recovery technique for coarse-grained reconfigurable architectures , 2011, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[10]  Avinoam Kolodny,et al.  IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( , 2014 .

[11]  Peter Y. K. Cheung,et al.  Fault tolerant methods for reliability in FPGAs , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[12]  Syed M. A. H. Jafri,et al.  Design of a Fault-Tolerant Coarse-Grained Reconfigurable Architecture : A Case Study , 2010 .

[13]  Luigi Carro,et al.  Fault-Tolerance Techniques for SRAM-Based FPGAs , 2006 .

[14]  Yu Cao,et al.  Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology , 2007, IEEE Transactions on Device and Materials Reliability.

[15]  A. D. Houghton.  The Engineer’s Error Coding Handbook , 1997, Springer US.

[16]  Hajime Kobayashi,et al.  Alpha particle and neutron-induced soft error rates and scaling trends in SRAM , 2009, 2009 IEEE International Reliability Physics Symposium.

[17]  Shubu Mukherjee,et al.  Architecture Design for Soft Errors , 2008 .

[18]  Kiyoung Choi,et al.  Thermal-aware fault-tolerant system design with coarse-grained reconfigurable array architecture , 2010, 2010 NASA/ESA Conference on Adaptive Hardware and Systems.

[19]  Masanori Hashimoto,et al.  Area-Efficient Reconfigurable Architecture for Media Processing , 2008, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[20]  Reiner W. Hartenstein.  Coarse grain reconfigurable architectures , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[21]  Yu Cao,et al.  Predictive Modeling of the NBTI Effect for Reliable Design , 2006, IEEE Custom Integrated Circuits Conference 2006.

[22]  Masanori Hashimoto,et al.  Coarse-grained dynamically reconfigurable architecture with flexible reliability , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[23]  Michael Nicolaidis.  Time redundancy based soft-error tolerance to rescue nanometer technologies , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[24]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[25]  Hiroyuki Ochi,et al.  Fault Tolerant Dynamic Reconfigurable Device Based on EDAC with Rollback , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[26]  Hiroyuki Ochi,et al.  A routing architecture exploration for coarse-grained reconfigurable architecture with automated seu-tolerance evaluation , 2010, 23rd IEEE International SOC Conference.