Failure Localization of Logic Circuits Using Voltage Contrast Considering State of Transistors

This work presents our improvement of the failure localization techniques of logic circuits using voltage contrast (VC) in yield enhancement. VC analysis is known as a useful technique for finding defects by comparing scanning electron microscope (SEM) images of a faulty device with those of a good device. However, the observation region in VC analysis should be narrowed down in advance and then failure analysis (FA) engineers need to find small differences in the SEM images in order to make it effective. We improved the software tools of the scan-based diagnosis and VC analysis support to overcome these difficulties. A hybrid technique using the fail data in both the bypass and compression modes in chain fault diagnosis reduces the diagnosis time while suppressing the amount of data explosion concerning the faulty chains. In VC analysis, accurate VC images were emulated from the design layout by taking into account the states of the transistors in the FA phase such as the "on/off" states, gate leakage, and short to ground of the power lines. FA engineers can localize the fault sites with an anomalous contrast by cross-matching between a SEM image of a faulty device and the emulated VC image without using a SEM image of a good device. These techniques accelerate the failure localization in yield enhancement and we demonstrate some examples in this paper.

[1]  Wu-Tung Cheng,et al.  Efficiently Performing Yield Enhancements by Identifying Dominant Physical Root Cause from Test Fail Data , 2008, 2008 IEEE International Test Conference.

[2]  Kazuki Shigeta,et al.  An improved fault diagnosis algorithm based on path tracing with dynamic circuit extraction , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[3]  Camelia Hora,et al.  An effective diagnosis method to support yield improvement , 2002, Proceedings. International Test Conference.

[4]  M. Ray Mercer,et al.  Using logic models to predict the detection behavior of statistical timing defects , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[5]  San Lin Liew.  DRAM Cell Fault Localization Using Passive Voltage Contrast , 2012 .

[6]  Janusz Rajski,et al.  Compressed pattern diagnosis for scan chain failures , 2005, IEEE International Conference on Test, 2005..

[7]  Srikanth Venkataraman,et al.  A technique for fault diagnosis of defects in scan chains , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[8]  Malgorzata Marek-Sadowska,et al.  An efficient and effective methodology on the multiple fault diagnosis , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Wu-Tung Cheng,et al.  Scan Chain Diagnosis by Adaptive Signal Profiling with Manufacturing ATPG Patterns , 2009, 2009 Asian Test Symposium.

[10]  Yu Huang.  Dynamic Learning Based Scan Chain Diagnosis , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[11]  W. Ng,et al.  Configurable PVC checking for fault identification , 2009, 2009 16th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[12]  Nikaido Masafumi.  Logic LSI Yield Improvement Analysis By Means of Fault Diagnosis , 2009 .