Automatic generation of 1-of-M QDI asynchronous adders

This paper presents generalized structures to design 1-of-M QDI (quasi delay-insensitive) asynchronous adders. These structures allow one to design from simple ripple-carry adders to faster parallel-prefix adders. The proposed method is fully automated and integrated in the TAST (TIMA asynchronous synthesis tool) tools suite. This work also demonstrates that the most widely used dual-rail encoding (binary representation in QDI circuits) is not the best solution for number representation in asynchronous circuits. According to the domain of values to be represented, increasing the base leads to parallel-prefix adders with lower area, delay and power consumption. Hence, this work enables the designer to optimize his/her design by choosing the appropriated 1-of-M number representation.

[1]  Jan Tijmen Udding,et al.  A formal model for defining and classifying delay-insensitive circuits and systems , 1986, Distributed Computing.

[2]  Ran Ginosar,et al.  An asynchronous instruction length decoder , 2001, IEEE J. Solid State Circuits.

[3]  Ran Ginosar,et al.  An Efficient Implementation of Boolean Functions as Self-Timed Circuits , 1992, IEEE Trans. Computers.

[4]  Pascal Vivet,et al.  A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller , 2001 .

[5]  Jens Sparsø,et al.  Design of delay insensitive circuits using multi-ring structures , 1992, Proceedings EURO-DAC '92: European Design Automation Conference.

[6]  Harold S. Stone,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[7]  Marc Renaudin,et al.  Asynchronous circuits and systems: a promising design alternative , 2000 .

[8]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[9]  Marc Renaudin,et al.  A design framework for asynchronous/synchronous circuits based on CHP to HDL translation , 1999, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[10]  Jim D. Garside,et al.  AMULET1: A Asynchronous ARM Microprocessor , 1997, IEEE Trans. Computers.

[11]  Ivan E. Sutherland,et al.  FLEETzero: an asynchronous switching experiment , 2001, Proceedings Seventh International Symposium on Asynchronous Circuits and Systems. ASYNC 2001.

[12]  Jack Sklansky,et al.  Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..

[13]  Alain J. Martin.  Programming in VLSI: from communicating processes to delay-insensitive circuits , 1991 .

[14]  Alex Kondratyev,et al.  Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..

[15]  Alain J. Martin.  Synthesis of Asynchronous VLSI Circuits , 1991 .