Semi-damascene Integration of a 2-layer MOL VHV Scaling Booster to Enable 4-track Standard Cells

A new cell routing architecture called vertical-horizontal-vertical (VHV) which requires a two-level (2L) middle-of-line (MOL) scheme has been proposed as a scaling booster to enable 4-track (4T) standard cell (SDC) templates for beyond the 2 nm technology node. In this work, we demonstrate an innovative integration strategy using the semi-damascene technique to implement the 4T VHV, enabling the precise definition of a tight boundary between SDC’s which requires two vias with zero-line extension facing each other and a tip-to-tip (T2T) at the underlaying layer, all at a distance of ’one CD’ of the top layer. As a result, we obtained an average via CD=10.5 nm with a resistance of $24 \Omega$, and a T2T =8.9 nm. Both vias and T2T were self-aligned to the 18 nm pitch layer above.

[1]  I. Ciofi,et al.  Resistance modeling of short-range connections: impact of current spreading , 2023, Japanese Journal of Applied Physics.

[2]  D. Tsvetanova,et al.  First demonstration of Two Metal Level Semi-damascene Interconnects with Fully Self-aligned Vias at 18MP , 2022, 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits).

[3]  D. Jang,et al.  Two-level MOL and VHV routing style to enable extreme height scaling beyond 2nm technology node , 2021, 2021 IEEE International Interconnect Technology Conference (IITC).

[4]  H. Mertens,et al.  Buried Power Rail Integration with Si FinFETs for CMOS Scaling beyond the 5 nm Node , 2020, 2020 IEEE Symposium on VLSI Technology.

[5]  J. Ryckaert,et al.  Novel forksheet device architecture as ultimate logic scaling device towards 2nm , 2019, 2019 IEEE International Electron Devices Meeting (IEDM).

[6]  M. Belyansky,et al.  Self-Allancd Gate Contact (SAGC) for CMOS technology scaling beyond 7nm , 2019, 2019 Symposium on VLSI Technology.

[7]  Andrew Metz,et al.  Plasma etch selectivity study and material screening for self-aligned gate contact (SAGC) , 2019, Advanced Lithography.

[8]  Christopher J. Wilson,et al.  Modeling of Via Resistance for Advanced Technology Nodes , 2017, IEEE Transactions on Electron Devices.

[9]  Sheng-kai,et al.  Future Logic Scaling : Towards Atomic Channels and Deconstructed Chips , 2020 .