An Auto-tuning Assisted Power-Aware Study of Iris Matching Algorithm on Intel’s SCC

Biometric applications become paramount across private sectors, industry, as well as government agencies. As large amount of data being collected from many different sources, managing such volumes of data and developing efficient and effective large-scale operational solutions have become a concern. For example, real-time identification of individuals with the purpose of allowing or denying them access to specific systems or resource is challenging from the performance point of view. In addition, processing large amounts of data requires a significant amount of energy. The Single-chip Cloud Computer (SCC) is an experimental processor created by Intel Labs. In this paper we employ SCC, which supports different configurations in terms of number of cores, frequency, and voltage settings, to investigate the power-aware computing and performance enhancement of an iris matching algorithm on such many-core architecture. This biometric application contains a large degree of parallelism that can be exploited by porting it onto the SCC. Various metrics such as performance, power, energy, energy delay product (EDP), and power per speedup (PPS) are studied when executing the application under different SCC configurations. We also analyze how the results of these metrics vary as we change different parameters. In the latest stage of this study, we apply an auto-tuning approach based on Differential Evolution (DE) algorithm in an effort to quickly approaching the optimal configuration of the SCC based on the targeted metric. This allows us to traverse only a portion of the search space. Such approach proves to be very useful for energy-related metrics.

[1]  Jürgen Becker,et al.  Multiprocessor System-on-Chip - Hardware Design and Tool Integration , 2011, Multiprocessor System-on-Chip.

[2]  Courtenay T. Vaughan,et al.  Energy-Efficient High Performance Computing , 2013, SpringerBriefs in Computer Science.

[3]  Courtenay T. Vaughan,et al.  Energy-Efficient High Performance Computing: Measurement and Tuning , 2012, HiPC 2012.

[4]  Timothy Mattson,et al.  A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Rainer Storn,et al.  Differential Evolution – A Simple and Efficient Heuristic for global Optimization over Continuous Spaces , 1997, J. Glob. Optim..

[6]  Chen Liu,et al.  Application-level voltage and frequency tuning of multi-phase program on the SCC , 2013, ADAPT '13.

[7]  Ryan N. Rakvic,et al.  Parallelizing Iris Recognition , 2009, IEEE Transactions on Information Forensics and Security.

[8]  Manish Gupta,et al.  Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors , 2000, IEEE Micro.

[9]  Hiroshi Nakajima,et al.  An efficient iris recognition algorithm using phase-based image matching , 2005, IEEE International Conference on Image Processing 2005.

[10]  Saurabh Dighe,et al.  The 48-core SCC Processor: the Programmer's View , 2010, 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis.

[11]  Hiroshi Nakajima,et al.  A Phase-Based Iris Recognition Algorithm , 2006, ICB.

[12]  Edmund Kohlwey,et al.  Leveraging the Cloud for Big Data Biometrics: Meeting the Performance Requirements of the Next Generation Biometric Systems , 2011, 2011 IEEE World Congress on Services.

[13]  John Daugman,et al.  High Confidence Visual Recognition of Persons by a Test of Statistical Independence , 1993, IEEE Trans. Pattern Anal. Mach. Intell..

[14]  Koichi Ito,et al.  An Iris Recognition System Using Phase-Based Image Matching , 2006, 2006 International Conference on Image Processing.

[15]  Chen Liu,et al.  Auto-tuning multi-programmed workload on the SCC , 2013, 2013 International Green Computing Conference Proceedings.

[16]  Rakesh Kumar,et al.  The Case for Message Passing on Many-Core Chips , 2011, Multiprocessor System-on-Chip.