Verification of design decisions in ForSyDe

The ForSyDe methodology has been developed for system level design. Starting with a formal specification model that captures the functionality of the system at a high abstraction level, it provides formal design transformation methods for a transparent refinement process of the specification model into an implementation model that is optimized for synthesis. A transformation may be semantic preserving or a design decision. The latter modifies the semantics of the system level description and changes the meaning of the model. The main contribution of this paper is the incorporation of model checking to verify that refined system blocks satisfy the design specification. We illustrate the translation of the ForSyDe code to the SMV language and the verification of local design decisions with a case study of a ForSyDe equalizer model.

[1]  Jr. Hamilton Richards.  Haskell: The Craft of Functional Programming by Simon Thompson, Addison-Wesley, 1996. , 1998 .

[2]  Gérard Berry,et al.  The Esterel Synchronous Programming Language: Design, Semantics, Implementation , 1992, Sci. Comput. Program..

[3]  Albert Benveniste,et al.  The synchronous approach to reactive and real-time systems , 1991 .

[4]  Nicolas Halbwachs,et al.  Programming and Verifying Real-Time Systems by Means of the Synchronous Data-Flow Language LUSTRE , 1992, IEEE Trans. Software Eng..

[5]  BerryGérard,et al.  The ESTEREL synchronous programming language , 1992 .

[6]  Alberto Pettorossi,et al.  Rules and strategies for transforming functional and logic programs , 1996, CSUR.

[7]  Mary Sheeran,et al.  Lava: hardware design in Haskell , 1998, ICFP '98.

[8]  Helmut A. Partsch,et al.  Specification and transformation of programs , 1990 .

[9]  Helmuth Partsch,et al.  Specification and Transformation of Programs - A Formal Approach to Software Development , 1990, Texts and Monographs in Computer Science.

[10]  Axel Jantsch,et al.  Transformation based communication and clock domain refinement for system design , 2002, DAC '02.

[11]  M. Gordon,et al.  Introduction to HOL: a theorem proving environment for higher order logic , 1993 .

[12]  Simon Thompson,et al.  Haskell: The Craft of Functional Programming , 1996 .

[13]  Axel Jantsch,et al.  Development and application of design transformations in ForSyDe [high level synthesis] , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[14]  Natarajan Shankar,et al.  Effective Theorem Proving for Hardware Verification , 1994, TPCD.

[15]  Edward A. Lee,et al.  A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Friedrich L. Bauer,et al.  Formal Program Construction by Transformations-Computer-Aided, Intuition-Guided Programming , 1989, IEEE Trans. Software Eng..

[17]  Axel Jantsch,et al.  A case study of hardware and software synthesis in ForSyDe , 2002, 15th International Symposium on System Synthesis, 2002..