Complementary hybrid architecture with two different processing elements with different grain size
暂无分享,去创建一个
[1] Andrew A. Chien,et al. Architecture of a message-driven processor , 1987, ISCA '87.
[2] Tomoyuki Tanaka,et al. MISC: A Mechanism for Integrated Synchronization and Communication Using Snoop Caches , 1991, International Conference on Parallel Processing.
[3] Toshitsugu Yuba,et al. An Architecture Of A Dataflow Single Chip Processor , 1989, The 16th Annual International Symposium on Computer Architecture.
[4] Seif Haridi,et al. Data Diffusion Machine - A Scalable Shared Virtual Memory Multiprocessor , 1988, FGCS.
[5] Seth Copen Goldstein,et al. Evaluation of mechanisms for fine-grained parallel programs in the J-machine and the CM-5 , 1993, ISCA '93.
[6] Arvind,et al. A critique of multiprocessing von Neumann style , 1983, ISCA '83.
[7] Anant Agarwal,et al. Directory-based cache coherence in large-scale multiprocessors , 1990, Computer.
[8] Kai Li,et al. IVY: A Shared Virtual Memory System for Parallel Computing , 1988, ICPP.
[9] Gregory M. Papadopoulos,et al. Implementation of a general purpose dataflow multiprocessor , 1991 .