Error analysis and digital correction algorithms for pipelined A/D converters

The conversion error of a pipelined A/D (analog-to-digital) converter using inaccurate comparators is analyzed. It is shown that the error can be compensated using simple analog circuitry combined with some digital logic. The resulting system is especially useful for fast converters in which accurate comparators would require a large chip area and large DC power.<<ETX>>