Low-Power Reconfigurable Architectures for High-Performance Mobile Nodes
暂无分享,去创建一个
[1] Cao Liang,et al. SmartCell: An Energy Efficient Coarse-Grained Reconfigurable Architecture for Stream-Based Applications , 2009, EURASIP J. Embed. Syst..
[2] Alfred Menezes,et al. Guide to Elliptic Curve Cryptography , 2004, Springer Professional Computing.
[3] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..
[4] T. Riesgo,et al. Secure, Mobile Visual Sensor Networks Architecture , 2009, 2009 6th IEEE Annual Communications Society Conference on Sensor, Mesh and Ad Hoc Communications and Networks Workshops.
[5] Itu-T and Iso Iec Jtc. Advanced video coding for generic audiovisual services , 2010 .
[6] Margaret Martonosi,et al. Reducing Register File Power Consumption by Exploiting Value Lifetime Characteristics , 2000 .
[7] Reiner W. Hartenstein,et al. A datapath synthesis system for the reconfigurable datapath architecture , 1995, ASP-DAC '95.
[8] William Stallings,et al. THE ADVANCED ENCRYPTION STANDARD , 2002, Cryptologia.
[9] Rudy Lauwereins,et al. ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.
[10] Markus Weinhardt,et al. PACT XPP—A Self-Reconfigurable Data Processing Architecture , 2003, The Journal of Supercomputing.
[11] Gian Carlo Cardarilli,et al. A full-adder based reconfigurable architecture for fine grain applications: ADAPTO , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.
[12] Peter Marwedel,et al. Analysis of the influence of register file size on energyconsumption, code size, and execution time , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..