A 13T radiation-hardened memory cell for low-voltage operation and ultra-low power space applications

This paper presents a novel memory cell design as a variant of Lior Atias' 13T cell (mentioned as LA13T cell in this paper) for low-voltage operation and ultra-low power space applications. Using C-element as a replacement of dual-driven inverters in the LA13T cell, our proposed radiation hardened by design memory cell (referred to as RHD13T) can effectively block the unwanted paths from Vdd to Gnd during SEU occurrence, while the problem will be appeared on LA13T cell. Simulation results show that, at the expense of an increased area for obtaining the same drive capability as LA13T cell at each internal store node, RHD13T cell shows better power consumption than LA13T cell during SET occurrence.

[1]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[2]  Li Chen,et al.  AN ultra low power fault tolerant SRAM design in 90nm CMOS , 2009, 2009 Canadian Conference on Electrical and Computer Engineering.

[3]  Soumitra Pal,et al.  Variation Tolerant Differential 8T SRAM Cell for Ultralow Power Applications , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Alexander Fish,et al.  A Low-Voltage Radiation-Hardened 13T SRAM Bitcell for Ultralow Power Space Applications , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Fabrizio Lombardi,et al.  Design and Analysis of Single-Event Tolerant Slave Latches for Enhanced Scan Delay Testing , 2014, IEEE Transactions on Device and Materials Reliability.

[6]  Kartik Mohanram,et al.  Gate sizing to radiation harden combinational logic , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Xiaoxuan She,et al.  SET Tolerant Dynamic Logic , 2012, IEEE Transactions on Nuclear Science.

[8]  L. Sterpone,et al.  Analysis of the robustness of the TMR architecture in SRAM-based FPGAs , 2005, IEEE Transactions on Nuclear Science.

[9]  Selahattin Sayil,et al.  Single-Event Soft Errors in CMOS Logic , 2012, IEEE Potentials.

[10]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[11]  Sunil P. Khatri,et al.  A novel, highly SEU tolerant digital circuit design approach , 2008, 2008 IEEE International Conference on Computer Design.

[12]  A. Fish,et al.  Digital subthreshold logic design - motivation and challenges , 2008, 2008 IEEE 25th Convention of Electrical and Electronics Engineers in Israel.

[13]  Soumitra Pal,et al.  9-T SRAM Cell for Reliable Ultralow-Power Applications and Solving Multibit Soft-Error Issue , 2016, IEEE Transactions on Device and Materials Reliability.

[14]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[15]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.