Design and FPGA implementation of an MPEG based video scalar with reduced on-chip memory utilization

A new algorithm and a novel architecture suitable for FPGA/ASIC implementation of a video scalar is presented in this paper. The scheme proposed here results in enormous savings of memory normally required, without compromising on the image quality. In the present work, SVGA compatible video sequence is scaled up to XGA format. The up scaling operation for a video sequence is carried out by scaling up the image input, followed by down scaling and filtering. The FPGA implementation of the proposed video-scaling algorithm is capable of processing high-resolution, color pictures of sizes of up to 1024 × 768 pixels at the real time video rate of 30 frames/s. The video scalar is capable of scaling down XGA format to SVGA format as well. The design has been realized by RTL compliant Verilog coding, and fits into a single chip with a gate count utilization of two million gates. For lower resolution pictures, the mapped device can be scaled down. The present FPGA implementation compares favorably with another ASIC implementation.Also, an MPEG-2 codec implementation is presented for use in applications, where the video scalar and codec may be used to reduce transmission bit rate. Transmission of high resolution pictures of XGA format and above, even after effecting compression, demand very high serial channel bandwidth requirement, far exceeding the prescribed maximum by MPEG-2 standards. This can be circumvented by down scaling and then effecting compression before transmission, trading off for a little image quality, as presented in this paper.

[1]  S. Ramachandran,et al.  Design and implementation of an EPLD-based variable length coder for real time image compression applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[2]  Lars Erup,et al.  Interpolation in digital modems. II. Implementation and performance , 1993, IEEE Trans. Commun..

[3]  Myung Hoon Sunwoo,et al.  An efficient variable-length tap FIR filter chip , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[4]  P. Vaidyanathan.  Multirate Systems And Filter Banks , 1992 .

[5]  W.B. Mikhael,et al.  Polyphase implementation of a video scalar , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[6]  S. Ramachandran,et al.  EPLD-based architecture of real time 2D-discrete cosine transform and quantization for image compression , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[7]  S. Ramachandran,et al.  A fast, FPGA-based MPEG-2 video encoder with a novel automatic quality control scheme , 2002, Microprocess. Microsystems.

[8]  H. Samueli,et al.  VLSI architectures for a high-speed tunable digital modulator/ demodulator/bandpass-filter chip set , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[9]  Babak Daneshrad,et al.  Word-serial Architectures for Filtering and Variable Rate Decimation , 2002, VLSI Design.