论文信息 - A Chip-level Optical Interconnect for CPU

A Chip-level Optical Interconnect for CPU

A component of 100Gbps chip-level optical interconnect is implemented by developing a PHY integrated with an optic transceiver through co-package. It achieved 1/3 power consumption, 1/2 area compared with board-level interconnect. It can be a building block for integration with CPU to implement optical I/O.

[1] K. Schmidtke,et al. Taking optics to the chip: From board-mounted optical assemblies to chip-level optical interconnects , 2014, Optical Fiber Communications Conference and Exhibition.

[2] Xin Yin,et al. Chip-to-Chip Interconnect for 8-Socket Direct Connectivity Using 25Gb/s O-Band Integrated Transceiver and Routing Circuits , 2018, 2018 European Conference on Optical Communication (ECOC).

[3] Sailing He,et al. Wavelength-Multiplexed Duplex Transceiver Based on III-V/Si Hybrid Integration for Off-Chip and On-Chip Optical Interconnects , 2016, IEEE Photonics Journal.

[4] D. Miller,et al. Optical interconnects to electronic chips. , 2010, Applied optics.

[5] Ruth Houbertz-Krauss,et al. Chip-to-board interconnects for high-performance computing , 2013, Photonics West - Optoelectronic Materials and Devices.