Measurement of ultralow gate tunneling currents using floating-gate integrator technique

We report for the first time that a gate tunneling current measurement sensitivity better than 3/spl times/10/sup -22/ A has been achieved by using a floating-gate integrator technique. The technique involves monitoring the charge change in the floating-gate integrated with an on-chip op-amp and an on-chip feedback capacitor. We used this technique to study the stress-induced leakage current (SILC) and its cycling dependence of 70 /spl Aring/ oxides in the direct tunneling region at oxide voltage as low as 1.9 V. The technique has been validated through correlation to direct measurement on MOSFET arrays and theoretical calculations. The measured SILC current is modeled with an Inelastic trap-assisted tunneling model.

[1]  R. Ashton.  Gate oxide thickness measurement using Fowler-Nordheim tunneling , 1990, Proceedings of the 1991 International Conference on Microelectronic Test Structures.

[2]  Shinichi Takagi,et al.  Experimental evidence of inelastic tunneling in stress-induced leakage current , 1999 .

[3]  Chenming Hu,et al.  Ultra-thin silicon dioxide leakage current and scaling limit , 1992, 1992 Symposium on VLSI Technology Digest of Technical Papers.

[4]  Elyse Rosenbaum,et al.  Mechanism of stress-induced leakage current in MOS capacitors , 1997 .

[5]  Shou-Kong Fan,et al.  Numerical confirmation of inelastic trap-assisted tunneling (ITAT) as SILC mechanism , 2001 .

[6]  T. P. Chen.  A simple technique to determine barrier height change in gate oxide caused by electrical stress , 2002 .

[7]  C. Hu,et al.  Stress-induced current in thin silicon dioxide films , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[8]  B. Doyle,et al.  Measurement of very low tunneling current density in SiO/sub 2/ using the floating-gate technique , 1991, IEEE Electron Device Letters.

[9]  Bin Wang,et al.  The effect of stress interruption and pulsed biased stress on ultra-thin gate dielectric reliability , 2000, 2000 IEEE International Integrated Reliability Workshop Final Report (Cat. No.00TH8515).

[10]  Steve S. Chung,et al.  Characterization of hot-hole injection induced SILC and related disturbs in flash memories , 2001 .

[11]  Todd E. Humes,et al.  Reliability of pFET EEPROM With 70-Å Tunnel Oxide Manufactured in Generic , 2004 .

[12]  C. Hu,et al.  Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation , 1994 .

[13]  C. Diorio,et al.  Reliability of pFET EEPROM with 70-/spl Aring/ tunnel oxide manufactured in generic logic CMOS Processes , 2004, IEEE Transactions on Device and Materials Reliability.

[14]  B. A. Minch,et al.  A floating-gate MOS learning array with locally computed weight updates , 1997 .